NVIDIA

1 month ago

Senior DFT Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI

Last checked: 2 hours agoStatus: Live

Job Summary

Lead DFT design-for-test efforts for NVIDIA’s cutting-edge semiconductor chips. Own cross-functional test architectures (scan, BIST, memory IO), develop DFT methodologies for next-gen products, and mentor junior engineers while balancing cost, quality, and reliability in a hybrid work setting.

Location: Santa Clara

Workplace: Hybrid

Employment Type: Full time

Job Function: Solutions Engineering & Sales Engineering

Key Responsibilities

•Own cross-functional teams, implementing state-of-the-art designs in test access mechanisms, IO BIST, memory BIST and scan compression
•Develop and deploy DFT methodologies for next-generation products
•Mentor junior engineers on test designs and trade-offs including cost and quality
•Coordinate with RTL, clocks design, STA, place-n-route and power to ensure optimal trade-offs
•Experience silcon debug and bring-up on the ATE with an understanding of pattern formats, failure processing, and test program development

Pay and Benefits

Salary: USD 168,000 - 310,500 annually

Equity and Bonus:Equity

Perks:Equity

Key Requirements

•BSEE (or equivalent) with 8+ years, MSEE with 5+ years, or PhD with 3+ years in DFT or related domains
•Demonstrated knowledge of scan test plans, BIST (memories and IOs), fault modeling, ATPG and fault simulation
•Excellent analytical skills in verification/validation of test patterns and logic on complex multi-million-gate designs using vendor tools
•Exposure to RTL & clocks design, STA, place-and-route and power to inform trade-offs
•Silicon debug and bring-up on ATE, with understanding of pattern formats, failure processing, and test program development

Experience:SemiconductorsDFTASIC

Education:Bachelor's

Skills:PerlPythonTclATPGDFTBISTScan

Languages:English

Tech Stack:PerlPythonTclDFTATPGBISTScanRTLSTA

Company Brief

NVIDIA

Designs and manufactures GPUs, AI accelerators, and system-on-chip products for gaming, data centers, professional visualization, and automotive markets, enabling advanced graphics, AI, and high-performance computing solutions worldwide.

Industry: Electronics Manufacturing

Company Size: Enterprise (1,001+ employees)

Revenue: USD 1B+

Growth: Public Company

Valuation: Public Company (Market Cap in USD)

Funding: IPO / Publicly Listed

Headquarters: Santa Clara, United States

Founded: 1993

Glassdoor: 4.3

Website LinkedIn Glassdoor

Loading job details...

Preparing the role view and application actions.

NVIDIA

1 month ago

Senior DFT Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI

Last checked: 2 hours agoStatus: Live

Job Summary

Location: Santa Clara

Workplace: Hybrid

Employment Type: Full time

Job Function: Solutions Engineering & Sales Engineering

Key Responsibilities

•Own cross-functional teams, implementing state-of-the-art designs in test access mechanisms, IO BIST, memory BIST and scan compression
•Develop and deploy DFT methodologies for next-generation products
•Mentor junior engineers on test designs and trade-offs including cost and quality
•Coordinate with RTL, clocks design, STA, place-n-route and power to ensure optimal trade-offs
•Experience silcon debug and bring-up on the ATE with an understanding of pattern formats, failure processing, and test program development

Pay and Benefits

Salary: USD 168,000 - 310,500 annually

Equity and Bonus:Equity

Perks:Equity

Key Requirements

•BSEE (or equivalent) with 8+ years, MSEE with 5+ years, or PhD with 3+ years in DFT or related domains
•Demonstrated knowledge of scan test plans, BIST (memories and IOs), fault modeling, ATPG and fault simulation
•Excellent analytical skills in verification/validation of test patterns and logic on complex multi-million-gate designs using vendor tools
•Exposure to RTL & clocks design, STA, place-and-route and power to inform trade-offs
•Silicon debug and bring-up on ATE, with understanding of pattern formats, failure processing, and test program development

Experience:SemiconductorsDFTASIC

Education:Bachelor's

Skills:PerlPythonTclATPGDFTBISTScan

Languages:English

Tech Stack:PerlPythonTclDFTATPGBISTScanRTLSTA

Company Brief

NVIDIA

Industry: Electronics Manufacturing

Company Size: Enterprise (1,001+ employees)

Revenue: USD 1B+

Growth: Public Company

Valuation: Public Company (Market Cap in USD)

Funding: IPO / Publicly Listed

Headquarters: Santa Clara, United States

Founded: 1993

Glassdoor: 4.3

Website LinkedIn Glassdoor