Senior DFT Power Methodology Engineer

NVIDIA
United States
Workplace: OnsiteFull timeUSD 168,000 - 310,500 annuallyFunction: Energy & Utilities OperationsExperience: 6+ yearsEducation: mastersSkills: ["Communication","Mentoring","Collaboration","Data analysis","Problem-solving"]

Develop and advance DFT power, thermal, and voltage-noise methodologies for manufacturing testing of advanced datacenter GPUs. Partner with power architecture and product development teams to implement new low-power solutions, perform post-silicon power analysis, and deploy next-gen DFT methodologies using Applied ML and Gen AI. Help mentor junior engineers and support silicon debug/bring-up on ATE/SLT platforms while improving outgoing chip quality.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
NVIDIA
NVIDIA
2 months ago

Senior DFT Power Methodology Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 16 hours agoStatus: Live
Reposted: similar role first listed 3 months ago

Job Summary

Develop and advance DFT power, thermal, and voltage-noise methodologies for manufacturing testing of advanced datacenter GPUs. Partner with power architecture and product development teams to implement new low-power solutions, perform post-silicon power analysis, and deploy next-gen DFT methodologies using Applied ML and Gen AI. Help mentor junior engineers and support silicon debug/bring-up on ATE/SLT platforms while improving outgoing chip quality.
Location: United States
Workplace: Onsite
Employment Type: Full time
Job Function: Energy & Utilities Operations
Seniority: Mid level

Key Responsibilities

  • •Innovate in DFT power, thermal, and voltage-noise methodology areas for advanced manufacturing tests.
  • •Implement low-power and thermal solutions to push datacenter GPU testing conditions and improve outgoing chip quality.
  • •Partner with cross-functional teams (Power Architecture, Product Development) to deploy brand-new methodologies.
  • •Perform post-silicon power data analysis and architect next-generation solutions.
  • •Develop and deploy DFT methodologies for next-gen products using Applied ML and Gen AI; mentor junior engineers on test trade-offs.

Pay and Benefits

Salary: USD 168,000 - 310,500 annually
Equity and Bonus:Equity

Key Requirements

  • •BSEE (or equivalent) with 12+ years, MSEE with 10+ years, or PhD with 6+ years experience in DFT design & power.
  • •Understanding of fundamental DFT topics and VLSI power, timing, and voltage noise.
  • •Experience with power analysis, thermal analysis, and IR drop tools (plus).
  • •Experience applying AI for EDA-related problem-solving (plus).
  • •Excellent statistical tools knowledge for data analysis and insights.
Experience:6+ years
Education:Master's
Skills:CommunicationMentoringCollaborationData analysisProblem-solving
Tech Stack:DFTPower AnalysisThermal AnalysisIR DropVLSIRTLClocks designSTAPlace-and-routePowerPost-silicon debugATESLTApplied MLGen AIAI Coding harnessesEDA

Company Brief

NVIDIA
Designs and manufactures GPUs, AI accelerators, and system-on-chip products for gaming, data centers, professional visualization, and automotive markets, enabling advanced graphics, AI, and high-performance computing solutions worldwide.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1993
Glassdoor
Glassdoor: 4.3
WebsiteLinkedInGlassdoor