Principal Design Engineer

Cadence Design Systems
Bengaluru
Workplace: HybridFull timeFunction: Design (Product/UX/UI/Visual)Education: bachelorsSkills: ["Communication","Problem-solving","Analytical","Debug"]

Responsible for design verification of IPs in Cadence IP Group, focusing on serial/interface IP verification (PCIe, CCIX, CXL, USB, Ethernet, SATA/SAS, UFS, SPI, HDMI, MIPI, I3C) with UVM testbench development, potential formal verification and emulation qualification to ensure robust, scalable verification strategies and high-quality design IPs.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Cadence Design Systems
Cadence Design Systems
6 months ago

Principal Design Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 5 hours agoStatus: Live

Job Summary

Responsible for design verification of IPs in Cadence IP Group, focusing on serial/interface IP verification (PCIe, CCIX, CXL, USB, Ethernet, SATA/SAS, UFS, SPI, HDMI, MIPI, I3C) with UVM testbench development, potential formal verification and emulation qualification to ensure robust, scalable verification strategies and high-quality design IPs.
Location: Bengaluru
Workplace: Hybrid
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)

Key Responsibilities

  • •Verify Serial and Interface Design IPs using UVM testbenches and develop robust, scalable test environments.
  • •Produce detailed verification strategy and test plans for IP verification projects.
  • •Collaborate with design teams to address issues and drive quality during verification phases.
  • •Explore formal verification opportunities for complex modules and participate in emulation qualification as needed.
  • •Communicate project status and issues clearly to stakeholders and maintain high-quality delivery with strong problem-solving and debugging skills.

Key Requirements

  • •BE/BTECH/ME/MTECH
  • •Verification role for IP development team
  • •UVM testbench development to build a robust, scalable and efficient testbench to verify the design IPs
  • •May involve Formal verification of complex design modules
  • •May involve Emulation qualification of design IPs
Experience:SemiconductorIP verificationElectronics
Education:Bachelor's
Skills:CommunicationProblem-solvingAnalyticalDebug
Tech Stack:UVMTestbenchPCIeCCIXCXLUSBEthernetSATASASUFSSPIHDMIMIPII3CFormal verificationEmulation

Company Brief

Cadence Design Systems
Provides electronic design automation (EDA) software, IP, and services for semiconductor and systems companies to design, verify, and implement integrated circuits, systems-on-chip, and electronic systems across industries including communications, automotive, and consumer electronics.
Industry: Developer Tools
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: San Jose, United States
Founded: 1988
Glassdoor
Glassdoor: 3.9
WebsiteLinkedInGlassdoor