Senior Physical Design Engineer

Cisco
Armenia
Workplace: HybridFull timeFunction: Design (Product/UX/UI/Visual)Experience: 6+ yearsEducation: bachelorsSkills: ["Mentorship","Collaboration","Communication","Problem-solving"]

Senior ASIC physical design engineer responsible for macro-level RTL-to-GDSII implementation, working with Front-End teams to optimize physical realization, and driving signoff through STA, CTS, and routing. You will optimize Power, Performance, and Area (PPA) while maintaining design integrity, mentor teammates, and contribute to a silicon-focused culture in Cisco’s ASIC team in Armenia.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Cisco
Cisco
3 months ago

Senior Physical Design Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 20 hours agoStatus: Live

Job Summary

Senior ASIC physical design engineer responsible for macro-level RTL-to-GDSII implementation, working with Front-End teams to optimize physical realization, and driving signoff through STA, CTS, and routing. You will optimize Power, Performance, and Area (PPA) while maintaining design integrity, mentor teammates, and contribute to a silicon-focused culture in Cisco’s ASIC team in Armenia.
Location: Armenia
Workplace: Hybrid
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)
Seniority: Sr. Manager level

Key Responsibilities

  • •Drive macro-level RTL to GDSII implementation and signoff.
  • •Collaborate with Front-End teams to understand design architecture for optimal physical implementation.
  • •Execute physical design tasks including gate-level netlist synthesis, floorplanning, placement, CTS, and routing.
  • •Optimize designs to achieve best-in-class power, performance, and area while maintaining design integrity through formal verification.
  • •Perform Static Timing Analysis (STA), physical verification, formal verification, and signoff closure to ensure high-quality results.

Key Requirements

  • •Bachelor's or Master’s degree in Electrical Engineering, Computer Science, or a related field.
  • •6+ years hands-on experience in ASIC design and verification.
  • •Proven expertise in ASIC physical design and verification with a track record of delivering complex projects.
  • •Advanced knowledge of block-level synthesis, place-and-route (PnR), and timing closure.
  • •First-hand experience with industry-standard PnR and signoff tools such as Synopsys and Cadence.
Experience:6+ yearsSemiconductorASICHardwareSilicon
Education:Bachelor's in Electrical Engineering
Skills:MentorshipCollaborationCommunicationProblem-solving
Tech Stack:RTLGDSIIPNRSynthesisFloorplanningCTSRoutingSTAPhysical verificationLVSDRCSynopsysCadenceTclPythonPerl

Company Brief

Cisco
Global technology company that designs, manufactures, and sells networking hardware, telecommunications equipment, and high-technology services and products for enterprises, service providers, and governments worldwide.
Industry: Networking Equipment
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: San Jose, United States
Founded: 1984
Glassdoor
Glassdoor: 4.0
WebsiteLinkedInGlassdoor