Software Engineer II, Synthesis

Cadence Design Systems
San Jose
Workplace: OnsiteFull timeUSD 101,500 - 188,500 annuallyFunction: Software EngineeringSkills: ["Problem-solving","Communication","Ability to learn","Debugging","Troubleshooting"]

Develop and support Cadence’s Genus Synthesis Solution, a platform spanning logic synthesis and physical design. Work on the R&D team creating technologies for synthesis leadership, including designing, developing, troubleshooting, debugging, and supporting the product. Apply expertise across areas such as RTL compilation, placement, power analysis, routing, extraction, optimization, and static timing analysis while collaborating in a distributed development environment.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Cadence Design Systems
Cadence Design Systems
1 month ago

Software Engineer II, Synthesis

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 4 hours agoStatus: Live
Reposted: similar role first listed 7 months ago

Job Summary

Develop and support Cadence’s Genus Synthesis Solution, a platform spanning logic synthesis and physical design. Work on the R&D team creating technologies for synthesis leadership, including designing, developing, troubleshooting, debugging, and supporting the product. Apply expertise across areas such as RTL compilation, placement, power analysis, routing, extraction, optimization, and static timing analysis while collaborating in a distributed development environment.
Location: San Jose
Workplace: Onsite
Employment Type: Full time
Job Function: Software Engineering
Seniority: Mid level

Key Responsibilities

  • •Design, develop, troubleshoot, debug, and support the Genus Synthesis Solution software product.
  • •Contribute to core synthesis and physical design capabilities such as logic synthesis and physical design workflows.
  • •Work with technologies spanning static timing analysis, RTL compilation, placement, power analysis, routing, extraction, and optimization.
  • •Create innovative technologies needed for leadership in logic synthesis and physical design.
  • •Collaborate with a distributed development team in a high-performance R&D culture.

Pay and Benefits

Salary: USD 101,500 - 188,500 annually
Perks:Paid LeavePaid Holidays401kEquityHealth InsuranceDentalVision

Key Requirements

  • •MS in Computer Science or Electrical Engineering (PhD preferred).
  • •Proficiency in C/C++.
  • •Experience with UNIX and/or Linux platforms.
  • •Strong knowledge of Tcl.
  • •Experience with multithreaded and/or distributed programming and large software development (timing analysis software development experience is highly recommended).
Education:
Skills:Problem-solvingCommunicationAbility to learnDebuggingTroubleshooting
Tech Stack:CC++UNIXLinuxTcl

Company Brief

Cadence Design Systems
Provides electronic design automation (EDA) software, IP, and services for semiconductor and systems companies to design, verify, and implement integrated circuits, systems-on-chip, and electronic systems across industries including communications, automotive, and consumer electronics.
Industry: Developer Tools
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: San Jose, United States
Founded: 1988
Glassdoor
Glassdoor: 3.9
WebsiteLinkedInGlassdoor