ASIC Design Engineer | Exp 8+ Years

Cisco
Bengaluru
Workplace: OnsiteFull timeFunction: Design (Product/UX/UI/Visual)Experience: 7+ yearsEducation: bachelorsSkills: ["Leadership","Interpersonal skills","Communication","Problem-solving"]

Experienced ASIC Design Engineer with hands-on RTL design in Verilog/SystemVerilog, targeting large-scale, high-performance ASIC/SoC projects. Responsible for architecture understanding, implementation, timing/power optimization, and lab validation across silicon tape-out and bring-up, within Cisco SiliconOne’s startup-like culture and enterprise/telecom product scope.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Cisco
Cisco
5 months ago

ASIC Design Engineer | Exp 8+ Years

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 20 hours agoStatus: Live

Job Summary

Experienced ASIC Design Engineer with hands-on RTL design in Verilog/SystemVerilog, targeting large-scale, high-performance ASIC/SoC projects. Responsible for architecture understanding, implementation, timing/power optimization, and lab validation across silicon tape-out and bring-up, within Cisco SiliconOne’s startup-like culture and enterprise/telecom product scope.
Location: Bengaluru
Workplace: Onsite
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)

Key Responsibilities

  • •Architectural work: in-depth understanding of the architecture, and identification of problems and solutions.
  • •All aspects of implementation: specification, design, timing-analysis, power-optimization, flow automation, optimization of the logic for low power and area; highlighting issues and standard methodologies for power and area optimization.
  • •Document and improve standard methodologies to make product successful.

Key Requirements

  • •BS/MS and 7+ years of hands-on experience in large-scale, high-performance ASIC
  • •Implementation specification creation
  • •RTL development (Verilog, SystemVerilog, VCS, Spyglass, CDC, Formal verification)
  • •Experience in system debug and SW/HW bring-up, system validation of silicon towards FCS
  • •Gate-level understanding of RTL and Synthesis
Experience:7+ yearsSemiconductorASICHardware design
Education:Bachelor's
Skills:LeadershipInterpersonal skillsCommunicationProblem-solving
Tech Stack:VerilogSystemVerilogVCSSpyglassCDCFormal verificationCC++PerlEVEVeloce

Company Brief

Cisco
Global technology company that designs, manufactures, and sells networking hardware, telecommunications equipment, and high-technology services and products for enterprises, service providers, and governments worldwide.
Industry: Networking Equipment
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: San Jose, United States
Founded: 1984
Glassdoor
Glassdoor: 4.0
WebsiteLinkedInGlassdoor