Staff Physical Design Engineer

AMD
Penang
Workplace: HybridFull timeMYR 126,000 - 180,000 annuallyFunction: Design (Product/UX/UI/Visual)Experience: 10+ yearsEducation: mastersSkills: ["Communication","Teamwork","Analytical skills","Problem-solving","Attention to detail","Self-starter","Willingness to learn"]

Drive physical design for leading-edge semiconductor technologies, contributing to floorplanning and power planning, synthesis, placement, CTS, routing, extraction, and physical verification (DRC/LVS). Support timing closure and STA work, perform crosstalk/EM-IR analysis, and handle methodology/script authoring using Tcl, Perl, and/or Python. Work across advanced nodes (16nm/14nm/12nm/sub-10nm) with modern PNR toolchains and collaborate with engineers across sites and time zones.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
AMD
AMD
22 hours ago

Staff Physical Design Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 14 hours agoStatus: Live
Reposted: similar role first listed 7 months ago

Job Summary

Drive physical design for leading-edge semiconductor technologies, contributing to floorplanning and power planning, synthesis, placement, CTS, routing, extraction, and physical verification (DRC/LVS). Support timing closure and STA work, perform crosstalk/EM-IR analysis, and handle methodology/script authoring using Tcl, Perl, and/or Python. Work across advanced nodes (16nm/14nm/12nm/sub-10nm) with modern PNR toolchains and collaborate with engineers across sites and time zones.
Location: Penang
Workplace: Hybrid
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)
Seniority: Mid level

Key Responsibilities

  • •Drive floor-planning and physical implementation tasks, including power-plan and related physical design stages.
  • •Execute synthesis, placement, CTS, routing, and extraction to support successful physical design flow.
  • •Contribute to STA and timing closure to meet timing requirements.
  • •Perform physical verification including DRC and LVS and support crosstalk analysis and EM/IR work.
  • •Author methodology scripts in Tcl, Perl and/or Python and work across different PNR tool environments.

Pay and Benefits

Salary: MYR 126,000 - 180,000 annually

Key Requirements

  • •10+ years of professional experience in the semiconductor industry.
  • •Hands-on experience with 16nm, 14nm, 12nm, and sub-10nm projects.
  • •Experience in FinFET and dual patterning nodes (16/14/12) and sub-10nm nodes.
  • •Strong physical design and timing background, including STA and timing closure.
  • •Working knowledge of physical design methodology scripts (Tcl) and knowledge on Perl and Python.
Experience:10+ yearsSemiconductor industryFinFETDual patterningDigital design
Education:Master's in computer engineering/Electrical Engineering
Skills:CommunicationTeamworkAnalytical skillsProblem-solvingAttention to detailSelf-starterWillingness to learn
Languages:English
Tech Stack:Synopsys Design CompilerICC2ICCFusion CompilerPrimeTimeStarRCMentor Graphics CalibreApache RedhawkTclPerlPythonFloor-planPhysical ImplementationPower-planSynthesisPlacementCTSTiming ClosureRoutingExtraction

Company Brief

AMD
Designs and produces semiconductor products including CPUs, GPUs, and adaptive SoCs for consumer, enterprise, and embedded markets, competing across PCs, data centers, and gaming industries.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1969
Glassdoor
Glassdoor: 3.9
WebsiteLinkedIn