Physical Design Engineer II (Silicon Engineering)

SpaceX
Irvine
Workplace: OnsiteFull timeUSD 145,000 - 175,000 annuallyFunction: Design (Product/UX/UI/Visual)Experience: 3+ yearsEducation: bachelorsSkills: ["CMOS","DFT","MBIST","LBIST","Scripting","Python","Perl","TCL","Makefile","Bash","Csh"]

SpaceX is seeking a Physical Design Engineer II (Silicon Engineering) to develop next-generation ASICs for Starlink, working with cross-disciplinary teams to implement RTL-to-GDSII flows, optimize timing, power and area, and drive signoff in STA and physical verification. The role collaborates with design, validation, and firmware teams to deliver space-grade silicon for global connectivity.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
SpaceX
SpaceX
5 months ago

Physical Design Engineer II (Silicon Engineering)

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 13 hours agoStatus: Live

Job Summary

SpaceX is seeking a Physical Design Engineer II (Silicon Engineering) to develop next-generation ASICs for Starlink, working with cross-disciplinary teams to implement RTL-to-GDSII flows, optimize timing, power and area, and drive signoff in STA and physical verification. The role collaborates with design, validation, and firmware teams to deliver space-grade silicon for global connectivity.
Location: Irvine
Workplace: Onsite
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)

Key Responsibilities

  • •Perform partition synthesis and physical implementation steps (e.g. synthesis, floorplanning, power/ground grid generation, place and route, timing, noise, physical verification, electromigration, voltage drop, logic equivalency and other signoff checks)
  • •Develop/improve physical design methodologies and automation scripts for various implementation steps
  • •Closely collaborate with the ASIC design team to drive architectural feasibility studies, develop timing, power and area design targets, and explore RTL/design tradeoffs
  • •Resolve design/timing/congestion and flow issues, identify potential solutions and drive execution
  • •Run, debug, and fix signoff closure issues in static timing analysis (STA), noise, logic equivalency, physical verification, electromigration and voltage drop

Pay and Benefits

Salary: USD 145,000 - 175,000 annually
Equity and Bonus:Equity
Perks:Health InsuranceVisionDental401kPaid LeaveEquityDisability Insurance

Key Requirements

  • •Bachelor’s degree in electrical engineering, computer engineering or computer science
  • •3+ years of professional experience working on RTL2GDSII physical design and/or physical design flow development
Experience:3+ yearsSpaceAerospaceSatelliteTelecommunications
Education:Bachelor's
Skills:CMOSDFTMBISTLBISTScriptingPythonPerlTCLMakefileBashCsh
Languages:English
Tech Stack:RTLGDSIIEDA toolsFinFETCMOSDFT/Scan/MBIST/LBISTPythonPerlTCLMakefileBashCsh

Company Brief

SpaceX
Designs, manufactures, and launches advanced rockets and spacecraft for commercial and government customers, aiming to reduce space transportation costs and enable human life on Mars through reusable launch vehicles and integrated space systems.
Industry: Aerospace Manufacturing
Company Size: Enterprise (1,001+ employees)
Growth: Established Company
Valuation: Hectocorn (USD 100B+)
Funding: Series E+
Headquarters: Hawthorne, United States
Founded: 2002
Glassdoor
Glassdoor: 4.2
WebsiteLinkedIn