ASIC Design Verification Engineer, Technical Leader

Join Cisco’s Silicon One team as an ASIC design verification engineer leading verification activities for complex ASIC/SoC blocks. You will maintain and enhance DV environments, build test benches, drive verification closure, and ensure full coverage, while applying AI-driven methods to improve design verification quality in a high-impact, onsite San Jose environment.