Senior Mask Design Engineer - Hardware

Senior Mask Layout Design Engineer to contribute to state-of-the-art chiplet interface projects. You will perform physical layout for mixed-signal functions using Cadence, collaborate with mixed-signal designers for VLSI integration, participate in floor planning and layout verification, and iterate quickly in a fast-paced, collaborative environment leveraging FinFET know-how and Cadence tools.