Sr Principal Application Engineer - Design Verification

Senior-level design verification engineer responsible for Verilog/VHDL IP/SoC verification, SystemVerilog/UVM, and AI-assisted design verification. Collaborates with sales and engineering to scope Cadence SoC verification solutions, conducts evaluations and benchmarks, trains customers, and provides deep technical expertise to address complex inquiries while aligning product direction with customer needs.