EDA Methodology Architect

NVIDIA
Santa Clara, Austin
Workplace: OnsiteFull timeUSD 168,000 - 264,500 annuallyFunction: Solutions Engineering & Sales EngineeringExperience: 8+ yearsEducation: bachelorsSkills: ["Communication","Collaboration","Problem-solving","Leadership","Teamwork"]

Senior P&R Methodology Architect to define and own the RTL2GDS flow for advanced nodes (3nm and below) across GPU, CPU and SoC designs. Lead collaboration with architecture, RTL, DFT, synthesis, physical design, power, signoff and CAD/methodology teams; drive new flows, automations, experiments, and QoR analysis to improve PPA and schedule targets in a high freedom R&D environment.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
NVIDIA
NVIDIA
6 months ago

EDA Methodology Architect

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 5 hours agoStatus: Live

Job Summary

Senior P&R Methodology Architect to define and own the RTL2GDS flow for advanced nodes (3nm and below) across GPU, CPU and SoC designs. Lead collaboration with architecture, RTL, DFT, synthesis, physical design, power, signoff and CAD/methodology teams; drive new flows, automations, experiments, and QoR analysis to improve PPA and schedule targets in a high freedom R&D environment.
Location: Santa Clara, Austin
Workplace: Onsite
Employment Type: Full time
Job Function: Solutions Engineering & Sales Engineering
Seniority: Sr. Manager level

Key Responsibilities

  • •Define real-world optimization problems with core P&R engine developers and provide feedback on QoR and scalability.
  • •Roll out next-gen RTL2GDS flows, refactor legacy flows, and consolidate ad-hoc solutions into scalable frameworks used by multiple design teams.
  • •Design and run rigorous A/B/multi-variant experiments; develop Python-based analytics and ML/GenAI techniques to mine QoR data and automate analysis.
  • •Perform deep root-cause analysis on QoR issues and drive methodologies to resolve timing closure and performance limiters.
  • •Partner with architecture, RTL, DFT, synthesis, physical design, power, signoff, and CAD/methodology teams as a technical leader and bridge.

Pay and Benefits

Salary: USD 168,000 - 264,500 annually

Key Requirements

  • •BS or MS in Electrical Engineering, Computer Engineering, Computer Science, or equivalent experience.
  • •8+ years physical design experience with industry-standard tools (ICC2/Innovus, PrimeTime/Tempus).
  • •Hands-on P&R experience taking complex blocks or chips to tape-out with aggressive PPA targets.
  • •Proven skills in Python, Perl, and TCL flow development.
  • •Strong problem-solving and self-motivation with excellent communication and collaboration across distributed teams.
Experience:8+ yearsSemiconductorEDAVLSIGPUAI hardware
Education:Bachelor's
Skills:CommunicationCollaborationProblem-solvingLeadershipTeamwork
Languages:English
Tech Stack:PythonPerlTCLICC2InnovusPrimeTimeTempusGenAIML

Company Brief

NVIDIA
Designs and manufactures GPUs, AI accelerators, and system-on-chip products for gaming, data centers, professional visualization, and automotive markets, enabling advanced graphics, AI, and high-performance computing solutions worldwide.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1993
Glassdoor
Glassdoor: 4.3
WebsiteLinkedInGlassdoor