Senior Circuit Design Engineer

NVIDIA
India
Workplace: HybridFull timeFunction: Design (Product/UX/UI/Visual)Experience: 3-8 yearsEducation: mastersSkills: ["Communication","Teamwork","Mentoring","Technical leadership"]

Design and deliver circuit IPs for NVIDIA’s SRAM arrays and analog/digital circuits, shaping innovative methodologies to close the gap between pre-silicon estimates and on-chip performance. Lead design and verification for custom circuit IPs to improve power, performance, silicon correlation, and security across CPU, GPU, and networking chips. Collaborate across global teams, investigate silicon issues, run flows like EM/IR/noise and static timing analysis, and mentor junior engineers.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
NVIDIA
NVIDIA
1 month ago

Senior Circuit Design Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 2 hours agoStatus: Live

Job Summary

Design and deliver circuit IPs for NVIDIA’s SRAM arrays and analog/digital circuits, shaping innovative methodologies to close the gap between pre-silicon estimates and on-chip performance. Lead design and verification for custom circuit IPs to improve power, performance, silicon correlation, and security across CPU, GPU, and networking chips. Collaborate across global teams, investigate silicon issues, run flows like EM/IR/noise and static timing analysis, and mentor junior engineers.
Location: India
Workplace: Hybrid
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)
Seniority: Mid level

Key Responsibilities

  • •Design and deliver circuit IPs involving SRAM arrays and analog/digital circuits within a global circuits team.
  • •Architect circuit solutions and methodologies to supervise/meas ure on-chip silicon performance and improve correlation with pre-silicon estimates.
  • •Conduct design and verification of custom circuit IPs to improve power, performance, silicon correlation, and security for NVIDIA CPU/GPU/networking chips.
  • •Collaborate with multiple teams to address Vmin/Vmax/VF, yield, SPICE modelling, and silicon debug issues and propose solutions.
  • •Mentor/serve as a technical lead for junior team members and drive improvements in existing logic/RAM circuit methodologies.

Key Requirements

  • •Sound fundamentals of CMOS devices, RC circuits, and timing concepts for dynamic and sequential circuits.
  • •Hands-on circuit design experience including SPICE simulations, statistical modelling, and Static/Dynamic timing analysis.
  • •Knowledge of silicon correlation, with data analytics and physical design experience as a plus.
  • •Ability to close design to specifications by running and developing flows such as EM, IR, Noise, and static timing analysis (STA).
  • •BE/M-Tech in Electrical & Electronics (or equivalent) with 3-8 years of experience.
Experience:3-8 years
Education:Master's in Electrical & Electronics
Skills:CommunicationTeamworkMentoringTechnical leadership
Tech Stack:CMOSRC circuitsSPICEStatistical modellingStatic/Dynamic timing analysisSilicon correlationData analyticsPhysical designEMIRNoiseStatic timing analysis (STA)SRAM arraysAnalog circuitsDigital circuitsVminVmaxVFYieldTiming concepts

Company Brief

NVIDIA
Designs and manufactures GPUs, AI accelerators, and system-on-chip products for gaming, data centers, professional visualization, and automotive markets, enabling advanced graphics, AI, and high-performance computing solutions worldwide.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1993
Glassdoor
Glassdoor: 4.3
WebsiteLinkedInGlassdoor