Senior PCB Design Engineer

Arista Networks
Santa Clara
Workplace: OnsiteFull timeUSD 133,000 - 180,000 annuallyFunction: Design (Product/UX/UI/Visual)Experience: 10+ yearsSkills: ["Cross-functional collaboration","Product feasibility ownership","Detail orientation"]

Design and develop ultra-high-speed PCB hardware for next-generation networking platforms. Own end-to-end routing and layout for advanced interfaces including 112G/224G SerDes, PCIe Gen 5/6, and DDR4/5/6, and deliver optical transceiver PCB layouts up to 800G/1.6T. Drive impedance, signal/power integrity, thermal/mechanical coordination, and manufacturing-ready fabrication packages to support mass production.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Arista Networks
Arista Networks
2 days ago

Senior PCB Design Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 6 hours agoStatus: Live

Job Summary

Design and develop ultra-high-speed PCB hardware for next-generation networking platforms. Own end-to-end routing and layout for advanced interfaces including 112G/224G SerDes, PCIe Gen 5/6, and DDR4/5/6, and deliver optical transceiver PCB layouts up to 800G/1.6T. Drive impedance, signal/power integrity, thermal/mechanical coordination, and manufacturing-ready fabrication packages to support mass production.
Location: Santa Clara
Workplace: Onsite
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)
Seniority: Mid level

Key Responsibilities

  • •Implement complex routing for advanced interfaces including 112G/224G SerDes, PCIe Gen 5/6, and DDR4/5/6 with tight skew and impedance control.
  • •Design and layout optical transceiver PCBs supporting QSFP-DD, OSFP, OSFP-XD (or equivalent) up to 800G/1.6T, including PAM4 channel routing and insertion loss budgeting.
  • •Create advanced multi-layer stack-ups (20–30+ layers) and collaborate with SI teams on channel modeling and simulations to meet compliance requirements.
  • •Design robust Power Distribution Networks (PDNs), multi-phase DC/DC converter layouts, and decoupling capacitor placement for wideband impedance stability.
  • •Generate manufacturing deliverables and packages (Gerber, ODB++, IPC-2581), support fabrication/assembly/production ramp, and ensure DFM/DFA/DFT compliance.

Pay and Benefits

Salary: USD 133,000 - 180,000 annually
Perks:Health InsuranceDental

Key Requirements

  • •Bachelor’s or Master’s degree in Electrical Engineering, Electronics, or related field.
  • •10+ years of relevant hardware engineering experience.
  • •Proven experience designing networking hardware, particularly involving 100G/200G PAM4 Ethernet switching.
  • •Direct experience in high-speed optical transceiver PCB layout (800G and/or 1.6T preferred).
  • •Advanced proficiency in Cadence Allegro and Sigrity. Experience designing multi-layer (20+ layer) boards with 50G+ signals.
Experience:10+ yearsNetworking hardwareEnterprise networkingData centersAI clustersPAM4 Ethernet
Education:
Skills:Cross-functional collaborationProduct feasibility ownershipDetail orientation
Languages:English
Tech Stack:Cadence AllegroSigrityGerberODB++IPC-2581IEEE

Company Brief

Arista Networks
Designs and sells high-performance cloud networking hardware and software for large-scale data centers and enterprise environments, including switches, routers, and network operating systems focused on programmability, telemetry, and low-latency networking.
Industry: Networking Equipment
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 2004
Glassdoor
Glassdoor: 4.1
WebsiteLinkedIn