Memory Mask Design Engineer

Memory Mask Design Engineer in Bengaluru, India, focused on high-speed CMOS memory layout for advanced CMOS processes (3nm–7nm). You’ll implement IC layouts, deliver digital memory layouts, optimize with best practices, and work within a hybrid team to ensure EM/IR quality and layout integrity across complex memory blocks.