Layout Engineer, DPG IP DEV Layout

Micron Technology
Bengaluru
Workplace: OnsiteFull timeFunction: Hardware, Embedded & Systems EngineeringExperience: 3-5 yearsSkills: ["Leadership","Problem-solving","Communication","Planning","Scheduling"]

Develop and deliver critical analog and mixed-signal custom layouts for Micron’s DPG-IPDEV team, supporting analog/mixed-signal and full-chip integration. Perform physical verification and quality checks (LVS/DRC/Antenna), create and verify block-level layouts, and support documentation for tape-outs. Coordinate with global engineering teams, plan and schedule work across multiple projects, and apply strong analog layout fundamentals for performance, area, and reliability.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Micron Technology
Micron Technology
20 hours ago

Layout Engineer, DPG IP DEV Layout

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 9 hours agoStatus: Live

Job Summary

Develop and deliver critical analog and mixed-signal custom layouts for Micron’s DPG-IPDEV team, supporting analog/mixed-signal and full-chip integration. Perform physical verification and quality checks (LVS/DRC/Antenna), create and verify block-level layouts, and support documentation for tape-outs. Coordinate with global engineering teams, plan and schedule work across multiple projects, and apply strong analog layout fundamentals for performance, area, and reliability.
Location: Bengaluru
Workplace: Onsite
Employment Type: Full time
Job Function: Hardware, Embedded & Systems Engineering
Seniority: Mid level

Key Responsibilities

  • •Design and develop critical analog, mixed-signal, custom digital block, and full-chip integration support.
  • •Perform layout verification including LVS/DRC/Antenna, quality checks, and support documentation.
  • •Own on-time delivery of block-level layouts with acceptable quality.
  • •Plan, estimate area/time, schedule, and execute work to meet project milestones across multiple projects.
  • •Collaborate with global engineering teams to ensure successful layout project delivery.

Key Requirements

  • •3 to 5 years of analog/custom layout design experience in advanced CMOS process nodes (Planar, FinFET).
  • •Expertise in Cadence VLE/VXL and Mentor Graphics Calibre for DRC/LVS is required.
  • •Hands-on layout creation for critical blocks such as PLL, ADC, DAC, LDO, Bandgap, Charge Pump, Current Mirrors, Comparator, and Differential Amplifier.
  • •Strong knowledge of analog layout fundamentals including matching, electro-migration, latch-up, coupling/crosstalk, IR-drop, and device parasitics.
  • •Ability to understand design constraints and implement high-quality layouts, including physical verification problem-solving and tape-out support (added advantage).
Experience:3-5 yearsSemiconductorsAnalog designMixed-signalDRAMCustom layout
Education:
Skills:LeadershipProblem-solvingCommunicationPlanningScheduling
Tech Stack:Cadence VLE/VXLMentor Graphics CalibreDRCLVSAntennaCMOSPlanarFinFETAnalog layoutMixed-signal layout

Company Brief

Micron Technology
Designs and manufactures semiconductor memory and storage solutions, including DRAM, NAND, and NOR flash, for computing, networking, mobile, and automotive markets worldwide.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Boise, United States
Founded: 1978
Glassdoor
Glassdoor: 3.7
WebsiteLinkedIn