Senior Memory Mask Design Engineer

Lead high-speed CMOS memory layout design and verification for advanced technology nodes (3nm–7nm+), driving architecture, floorplanning, and compiler-driven design flows. Collaborate across multi-disciplinary teams to optimize memory subsystems, mentor junior engineers, and ensure robust physical design through DRC/LVS, EM/IR checks, and layout dependent effects.