Software R&D Engineer, VLSI Physical Design - New College Grad 2026

NVIDIA
Austin
Workplace: OnsiteFull timeUSD 116,000 - 218,500 annuallyFunction: Design (Product/UX/UI/Visual)Education: mastersSkills: ["Problem-solving","Collaboration","Communication","Independence"]

Join NVIDIA as a Software R&D Engineer focused on VLSI physical design algorithms. You will develop and optimize cross-engine solutions (sizing, legalization, CTS, routing, and parasitic extraction) in C++/Python within a GPU/AI hardware context, collaborating with design teams to improve PPA. This role offers high autonomy, exposure to cutting-edge EDA tools, and potential to impact world-class AI silicon.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
NVIDIA
NVIDIA
3 months ago

Software R&D Engineer, VLSI Physical Design - New College Grad 2026

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 6 hours agoStatus: Live
Reposted: similar role first listed 3 months ago

Job Summary

Join NVIDIA as a Software R&D Engineer focused on VLSI physical design algorithms. You will develop and optimize cross-engine solutions (sizing, legalization, CTS, routing, and parasitic extraction) in C++/Python within a GPU/AI hardware context, collaborating with design teams to improve PPA. This role offers high autonomy, exposure to cutting-edge EDA tools, and potential to impact world-class AI silicon.
Location: Austin
Workplace: Onsite
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)
Seniority: Entry level

Key Responsibilities

  • •Invent and optimize VLSI physical design engines, enabling co-optimization of legalization and sizing to boost chip frequency while reducing power across internal tools.
  • •Improve algorithms for gate-level sizing, buffering, clock skew, cell legalization, power minimization, ECO routing, and incremental parasitic extraction (in C++).
  • •Collaborate with design teams to discover opportunities, develop solutions, and deploy them in real-world flows.
  • •Own end-to-end processes from ideation to deployment, focusing on cross-engine integration and high-performance software design.
  • •Contribute to multi-disciplinary efforts, leveraging ML/AI techniques (e.g., reinforcement learning, GNNs) to enhance physical design workflows.

Pay and Benefits

Salary: USD 116,000 - 218,500 annually
Equity and Bonus:Equity
Perks:EquityBenefits

Key Requirements

  • •Masters or PhD in Electrical Engineering or Computer Science (or equivalent experience).
  • •Experience with VLSI algorithms development using C++.
  • •Understanding of VLSI timing optimization and related concepts (cell libraries, interconnect models, crosstalk, glitches, IR drop, timing constraints, corners, congestion).
  • •Familiarity with design implementation tools such as ICC2, Innovus, PrimeTime, Tempus, StarRC and flows written in Perl, Tcl, and Python.
Experience:VLSIEDASemiconductorsHardware designGPUAI
Education:Master's
Skills:Problem-solvingCollaborationCommunicationIndependence
Languages:English
Tech Stack:C++PythonPerlTclICC2InnovusPrimeTimeTempusStarRCGNNsReinforcement learningMultithreadingDistributed computing

Company Brief

NVIDIA
Designs and manufactures GPUs, AI accelerators, and system-on-chip products for gaming, data centers, professional visualization, and automotive markets, enabling advanced graphics, AI, and high-performance computing solutions worldwide.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1993
Glassdoor
Glassdoor: 4.3
WebsiteLinkedInGlassdoor