Staff Technical Program Manager, ASIC

Neurophos
Austin
Workplace: OnsiteFull timeUSD 160,000 - 195,000 annuallyFunction: Program & Project Management (PMO)Experience: 10+ yearsEducation: bachelorsSkills: ["Cross-functional leadership","Clear communication","Risk management","Technical depth","Build-from-scratch process"]

Own the end-to-end program for an Electronic IC (EIC) driving Neurophos’ silicon photonics compute engine—from architecture convergence and spec/design reviews through verification, physical design, tapeout, and post-silicon bring-up. Serve as the single source of truth for EIC schedule, dependencies, risks, and readiness across mixed-signal/digital teams, foundry/OSAT, and platform hardware. Build an AI-first program workflow using AI/LLM tooling and run rigorous phase-gate execution.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Neurophos
Neurophos
1 day ago

Staff Technical Program Manager, ASIC

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 13 hours agoStatus: Live

Job Summary

Own the end-to-end program for an Electronic IC (EIC) driving Neurophos’ silicon photonics compute engine—from architecture convergence and spec/design reviews through verification, physical design, tapeout, and post-silicon bring-up. Serve as the single source of truth for EIC schedule, dependencies, risks, and readiness across mixed-signal/digital teams, foundry/OSAT, and platform hardware. Build an AI-first program workflow using AI/LLM tooling and run rigorous phase-gate execution.
Location: Austin
Workplace: Onsite
Employment Type: Full time
Job Function: Program & Project Management (PMO)
Seniority: Sr. Manager level

Key Responsibilities

  • •Drive the end-to-end EIC program with an integrated schedule, milestones, dependency map, staffing outlook, and risk register through tapeout, bring-up, and production readiness.
  • •Deploy an AI-first development flow using AI/LLM tooling for spec/requirements management, tracking, risk registers, and status reporting/documentation.
  • •Partner with the architecture team to converge the EIC specification, run spec/design reviews, maintain decision logs, and manage freeze criteria/change control.
  • •Coordinate execution across RTL, DV, analog/mixed-signal, DFT, and physical design teams, plus external partners (IP vendors, EDA vendors, design services, foundry, OSAT).
  • •Run phase-gate execution (PDR/CDR/tapeout/bring-up), manage foundry engagement and mask schedules, and lead post-tapeout bring-up and silicon debug triage with errata/respin scoping as needed.

Pay and Benefits

Salary: USD 160,000 - 195,000 annually
Equity and Bonus:Equity
Perks:Health InsuranceDentalVision401kPaid LeaveEquityHsa ContributionsLife InsuranceAccident Insurance

Key Requirements

  • •BS in Electrical/Computer Engineering (MS preferred).
  • •10+ years in ASIC/SoC development, serving as a TPM/EPM (or equivalent lead) on complex silicon programs.
  • •2+ complete silicon programs from architecture/specification through foundry tapeout, including post-silicon bring-up to production or system integration.
  • •Fluency across the silicon lifecycle: architecture, front-end design, verification, physical design, DFT, signoff, packaging/substrate, foundry manufacturing, bring-up, ATE, and reliability/qualification.
  • •Experience managing foundry, IP vendor, OSAT, and design-services relationships, including tapeout logistics and mask releases.
Experience:10+ years
Education:Bachelor's in Electrical/Computer Engineering
Skills:Cross-functional leadershipClear communicationRisk managementTechnical depthBuild-from-scratch process
Tech Stack:ASICSoCRTLDVAnalog/mixed-signalDFTPhysical designSignoffFPGA/emulationSerDesData convertersDrivers/TIAsOptical transceiversSilicon photonics2.5D3D integrationInterposersCoWoSHybrid bondingJira

Company Brief

Neurophos
Develops metamaterial-based photonic optical processing units (OPUs) to deliver high-performance, energy-efficient AI inference chips for datacenters, aiming to scale photonic compute to exaflop levels.
Industry: Deep Tech
Company Size: Small (11 to 50 employees)
Growth: Growth Stage Startup
Funding: Series A
Headquarters: Austin, United States
Founded: 2020
WebsiteLinkedIn