ASIC DFT Technical Lead

Lead the design-for-test (DFT/DFx) and quality processes for next-generation ASICs in a hybrid San Jose, CA setting. Drive RTL implementation, test strategies across new silicon models, and coordinate cross-functional teams to deliver robust test, debug, and validation flows from architecture to tape-out.