Staff HIG ESD and Latch-up Engineer- HBM - TPG

Micron Technology
United States
Workplace: OnsiteFull timeUSD 181,000 - 308,000 annuallyFunction: Software EngineeringEducation: mastersSkills: ["Collaboration","Problem-solving","Mentoring"]

Own chip-level and IP-level ESD and latch-up protection strategies for HBM DRAM, including base die, I/O, TSVs, and die-to-die interfaces. Define ESD requirements and sign-off criteria aligned to JEDEC/ESDA standards, enable safe protection circuits and layout practices, and lead silicon validation with failure analysis and correlation to pre-silicon assumptions. Serve as the technical interface with foundries and partner cross-functionally to improve reliability at scale.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Micron Technology
Micron Technology
3 days ago

Staff HIG ESD and Latch-up Engineer- HBM - TPG

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 1 hour agoStatus: Live

Job Summary

Own chip-level and IP-level ESD and latch-up protection strategies for HBM DRAM, including base die, I/O, TSVs, and die-to-die interfaces. Define ESD requirements and sign-off criteria aligned to JEDEC/ESDA standards, enable safe protection circuits and layout practices, and lead silicon validation with failure analysis and correlation to pre-silicon assumptions. Serve as the technical interface with foundries and partner cross-functionally to improve reliability at scale.
Location: United States
Workplace: Onsite
Employment Type: Full time
Job Function: Software Engineering
Seniority: Mid level

Key Responsibilities

  • •Define and own chip-level and IP-level ESD and latch-up strategies for HBM DRAM, base die, I/O, TSVs, and die-to-die interfaces.
  • •Establish ESD and latch-up requirements, targets, and sign-off criteria aligned with JEDEC/ESDA standards.
  • •Enable ESD protection circuits and latch-up safe layout practices across designs and technologies.
  • •Lead silicon validation, failure analysis, and correlation of pre-silicon assumptions to silicon results.
  • •Serve as the technical interface to foundries and partner with design, packaging, reliability, and product teams.

Pay and Benefits

Salary: USD 181,000 - 308,000 annually
Perks:Health InsuranceDentalVisionPaid LeavePaid Time-off

Key Requirements

  • •Master’s degree or Ph.D. in Electrical Engineering or equivalent industry experience.
  • •Strong fundamentals in ESD physics, latch-up mechanisms, and advanced CMOS devices.
  • •Hands-on experience with ESD protection circuits and latch-up prevention techniques.
  • •Familiarity with JEDEC and ESDA standards, including HBM, CDM, and JESD78.
Education:Master's in Electrical Engineering
Skills:CollaborationProblem-solvingMentoring
Tech Stack:HBMDRAMESDLatch-upJEDECESDACDMJESD78CMOSTSVSCRSilicon validationFailure analysisAI-enabled solutionsTSVsDie-to-die interfacesBase dieI/OProtection circuitsLatch up prevention

Company Brief

Micron Technology
Designs and manufactures semiconductor memory and storage solutions, including DRAM, NAND, and NOR flash, for computing, networking, mobile, and automotive markets worldwide.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Boise, United States
Founded: 1978
Glassdoor
Glassdoor: 3.7
WebsiteLinkedIn