AI Silicon, Design Verification

Senior-level hardware verification engineer responsible for defining and implementing end-to-end verification strategies for IP blocks and full-chip tape-out, building scalable testbenches, and collaborating with digital/analog design and software teams to ensure 100% verification closure and high-quality silicon. Requires UVM/SystemVerilog expertise, extensive testbench experience, and automation scripting.