Principal Design Engineer

Lead the design verification of embedded processor safety features for the Xtensa platform in Cadence’s Functional Safety Design Verification Team. Develop and verify hardware/software safety mechanisms, build and run test benches, diagnostics, and coverage tools, coordinate with RTL/EDA/Functional Safety teams, and produce safety-certification documents for ISO 26262 compliance.