RTL Design Engineer

Design and verify RTL for high-performance I/O interconnect IP (USB, PCIe, CXL) for AMD’s next-generation processors, powering servers, PCs, graphics, and VR. Collaborate across DFT, firmware, and verification teams; drive micro-architecture and RTL development for chiplet interconnect blocks with focus on performance, power, and area.