Senior Manager, DPU Performance and System Validation

Lead and manage a 25+ engineer team across DV/Simulation Model and System Validation to boost DPU performance and ensure readiness for TapeOut. Collaborate with the ARCH team to define and implement the Performance Verification plan, coordinate performance emulation and functional validation, and drive post-silicon performance debugging. Build unified performance debug processes across platforms for world-class ASIC performance.