CPU Circuit Memory Design Engineer

Intel
Austin
Workplace: HybridFull timeUSD 141,910 - 200,340 annuallyFunction: Design (Product/UX/UI/Visual)Experience: 4+ yearsEducation: bachelorsSkills: ["Strong ownership","Technical curiosity","Collaboration","Problem solving","Communication"]

Design and optimize embedded memory circuitry for next-generation Intel CPUs and SoCs, including SRAMs, caches, register files, ROMs, and advanced memory paths. Collaborate with architects, circuit designers, physical design engineers, process technologists, and validation teams to meet Power/Performance/Area constraints. Drive characterization, simulations, memory innovation, methodology tasks, and project schedule execution while enabling future CPU architecture through memory breakthroughs.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Intel
Intel
4 days ago

CPU Circuit Memory Design Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 11 hours agoStatus: Live
Reposted: similar role first listed 3 weeks ago

Job Summary

Design and optimize embedded memory circuitry for next-generation Intel CPUs and SoCs, including SRAMs, caches, register files, ROMs, and advanced memory paths. Collaborate with architects, circuit designers, physical design engineers, process technologists, and validation teams to meet Power/Performance/Area constraints. Drive characterization, simulations, memory innovation, methodology tasks, and project schedule execution while enabling future CPU architecture through memory breakthroughs.
Location: Austin
Workplace: Hybrid
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)
Seniority: Mid level

Key Responsibilities

  • •Perform memory circuit design, characterization, and simulations for custom and compiler-based embedded memory solutions.
  • •Design caches and custom blocks, running critical path simulations to meet stringent Power/Performance/Area constraints.
  • •Execute memory path-finding and PPA optimization activities.
  • •Develop memory bit-cell and complex periphery IC designs and support memory array/IP design and innovation.
  • •Define methodologies and execute project schedules in a fast-paced CPU design environment.

Pay and Benefits

Salary: USD 141,910 - 200,340 annually
Equity and Bonus:Equity
Perks:Health InsuranceRetirementPaid Leave

Key Requirements

  • •Bachelor’s degree in Electrical/Computer Engineering (or STEM) with 4+ years of experience; or Master’s with 2+ years; or PhD with 1 year educational/work experience in the same field.
  • •Experience in CMOS circuit design, digital logic optimizations, and circuit trade-offs for power, performance, and area.
  • •Experience in VLSI circuits and design methodologies.
  • •Experience in low-power implementation techniques and memory design.
  • •Knowledge of EBB design tools, flows, and methodologies, including signal integrity analysis.
Experience:4+ yearsVLSICMOSEmbedded memoryLow-power design
Education:Bachelor's in Electrical / Computer Engineering
Skills:Strong ownershipTechnical curiosityCollaborationProblem solvingCommunication
Tech Stack:SRAMsCachesRegister filesROMEmbedded memoryCMOSVLSIEBB design toolsSignal integrity analysisPower/performance/area (PPA)

Company Brief

Intel
Designs and manufactures semiconductor chips, processors, and related hardware for PCs, data centers, networking, and embedded applications, while providing software and services to accelerate computing across industries globally.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1968
Glassdoor
Glassdoor: 3.8
WebsiteLinkedInGlassdoor