Lead Design Engineer

Lead Design Engineer responsible for validating interconnect IP and Tensilica subsystems, crafting DV plans, and driving coverage in a cross‑functional DV/Arch/Design/FW team. Create and maintain UVM-based DV environments, push automated verification flows, and deliver thorough coverage closure using SystemVerilog, UVM, and AMBA protocols to ensure robust, configurable designs.