Director, SoC Design Engineering

Lead and define end-to-end SoC verification strategies (simulation, emulation, formal) for cutting-edge designs, shaping Intel’s verification methodology and pre-silicon validation. Mentor engineers, collaborate with architects, RTL and firmware teams, and drive verification across IPs (PCIe Gen6/7, DDR5/6, Ethernet) to ensure first-pass silicon success and product leadership.