Entry Level ASIC/FPGA Design Engineer – Space Electronics - MTV

Boeing
Mountain View
Workplace: OnsiteFull timeUSD 79,050 - 106,950 annuallyFunction: Design (Product/UX/UI/Visual)Education: bachelorsSkills: []

Develop state-of-the-art ASICs and FPGAs for Boeing Electronic Products, supporting critical space and enterprise programs. You’ll implement block-level micro-architecture through HDL coding and physical design realization, integrate DSP and third-party IP, and run timing/verification checks (LEC, CDC, linting). Build reusable, self-checking test benches using UVM, create coverage models, and validate designs via simulation and hardware integration at the Mountain View site.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Boeing
Boeing
3 days ago

Entry Level ASIC/FPGA Design Engineer – Space Electronics - MTV

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 5 hours agoStatus: Live

Job Summary

Develop state-of-the-art ASICs and FPGAs for Boeing Electronic Products, supporting critical space and enterprise programs. You’ll implement block-level micro-architecture through HDL coding and physical design realization, integrate DSP and third-party IP, and run timing/verification checks (LEC, CDC, linting). Build reusable, self-checking test benches using UVM, create coverage models, and validate designs via simulation and hardware integration at the Mountain View site.
Location: Mountain View
Workplace: Onsite
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)
Seniority: Entry level

Key Responsibilities

  • •Develop FPGA/ASIC designs supporting design and/or verification teams.
  • •Implement FPGA/ASIC using design practices and tools from micro-architecture to HDL coding and physical design realization.
  • •Integrate DSP IP from Boeing’s algorithm team and third-party IP as needed.
  • •Perform static timing analysis and related checks (LEC, CDC, linting) to complete designs on schedule.
  • •Create self-checking, reusable test benches using OOP concepts and UVM, including functional coverage and code coverage for verification.

Pay and Benefits

Salary: USD 79,050 - 106,950 annually
Perks:Health InsuranceRetirementLife InsuranceDisability InsuranceRelocation

Key Requirements

  • •Ability to obtain a U.S. Security Clearance requiring U.S. Citizenship; interim and/or final U.S. Secret Clearance post-start is required.
  • •Bachelor of Science degree in Engineering (Electrical, Mechanical, or Aeronautical), Computer Science, Data Science, Mathematics, Physics, Chemistry, or non-US equivalent directly related to the work.
  • •Coursework, projects, or internship experience with ASIC/FPGA design or verification.
  • •Familiarity with Register Transfer Language (e.g., Verilog, VHDL, SystemVerilog).
  • •Ability to participate at the entry level in ASIC/FPGA design and/or verification teams.
Experience:SpaceSatellitesElectronicsASIC/FPGA
Education:Bachelor's
Tech Stack:ASICsFPGAsARM IPVerilogVHDLSystemVerilogUVMObject Oriented ProgrammingStatic timing analysisLECCDCLintingGate-level netlistsFunctional CoverageCode coveragePalladiumSystem Verilog AssertionsJESD204CPCIeEthernet

Eligibility

Work Authorization:Authorization required. Sponsorship not provided.
Security Clearance:Secret

Company Brief

Boeing
Designs, manufactures, and services commercial airplanes, defense systems, space vehicles, and related products and services globally. Boeing serves airlines, governments, and commercial customers with aerospace and defense technologies and integrated support solutions.
Industry: Aerospace Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Arlington, United States
Founded: 1916
Glassdoor
Glassdoor: 3.7
WebsiteLinkedInGlassdoor