Sr. RFIC Layout Designer (RFIC Engineering)

SpaceX
Irvine, Redmond
Workplace: OnsiteFull timeFunction: Hardware, Embedded & Systems EngineeringExperience: 5+ yearsEducation: bachelorsSkills: ["Communication","Independently","Proactive","Problem-solving"]

Lead the technical discipline of RFIC and analog/mixed-signal layout for multiple silicon projects that support Starlink’s deployment in space and on the ground. Partner with IC designers and chip leads to define floorplans, power/ground strategies, and pad locations. Execute block and top-level layout, run DRC/ERC and layout-versus-schematic checks, integrate ESD structures, and complete tape-out activities including density fill and manufacturability checks.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
SpaceX
SpaceX
1 month ago

Sr. RFIC Layout Designer (RFIC Engineering)

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 12 hours agoStatus: Live

Job Summary

Lead the technical discipline of RFIC and analog/mixed-signal layout for multiple silicon projects that support Starlink’s deployment in space and on the ground. Partner with IC designers and chip leads to define floorplans, power/ground strategies, and pad locations. Execute block and top-level layout, run DRC/ERC and layout-versus-schematic checks, integrate ESD structures, and complete tape-out activities including density fill and manufacturability checks.
Location: Irvine, Redmond
Workplace: Onsite
Employment Type: Full time
Job Function: Hardware, Embedded & Systems Engineering
Seniority: Mid level

Key Responsibilities

  • •Collaborate with IC designers and chip leads to define chip floorplans, including power/ground distribution and pad locations with packaging engineering.
  • •Estimate layout schedules and identify areas of complexity requiring early investigation.
  • •Perform layout of custom RF and analog circuit blocks, focusing on matching and minimizing parasitic capacitance.
  • •Run design rule checking, electrical rule checking, and layout-versus-schematic checks, then resolve errors.
  • •Execute top-level layout integration (including ESD structures), perform tape-out activities (density fill, manufacturability checks), and share GDS with the foundry.

Key Requirements

  • •Bachelor’s degree in electrical or computer engineering and 5+ years of professional IC layout designer experience, or 8+ years of IC layout experience in lieu of a degree.
  • •Strong analog layout skills for RFIC/mixed-signal designs.
  • •Experience with advanced node IC layouts (22nm, 16nm, 7nm, 5nm or below).
  • •Experience laying out circuits up to 50GHz, including sensitive RF blocks such as LNAs, VCOs, and mixers.
  • •Working knowledge of Linux, revision control systems, and the ability to communicate clearly and work independently on challenging problems.
Experience:5+ years
Education:Bachelor's in electrical or computer engineering
Skills:CommunicationIndependentlyProactiveProblem-solving
Tech Stack:EDAGDSDRCERCLVSDensity fillManufacturability checksLinuxPerlPythonShell scriptingRevision control

Eligibility

Nationality:US National

Company Brief

SpaceX
Designs, manufactures, and launches advanced rockets and spacecraft for commercial and government customers, aiming to reduce space transportation costs and enable human life on Mars through reusable launch vehicles and integrated space systems.
Industry: Aerospace Manufacturing
Company Size: Enterprise (1,001+ employees)
Growth: Established Company
Valuation: Hectocorn (USD 100B+)
Funding: Series E+
Headquarters: Hawthorne, United States
Founded: 2002
Glassdoor
Glassdoor: 4.2
WebsiteLinkedIn