DFT Engineer

AMD
Shanghai, Beijing
Workplace: OnsiteFull timeCNY 556,850 - 795,500 annuallyFunction: Hardware, Embedded & Systems EngineeringExperience: 8+ yearsEducation: bachelorsSkills: ["Problem-solving","Communication"]

Own SOC DFT definition and delivery for AMD’s S3BU, working from feature/architecture through implementation, verification, and final silicon bring-up. You’ll define DFT specifications, implement key DFT features (SCAN, Boundary Scan, MBIST, analog macro test logic), verify DFT structures and patterns, and support timing closure. Collaborate with ATE bring-up and debug, and extend DFX logic for debug, characterization, and yield.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
AMD
AMD
1 day ago

DFT Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 20 hours agoStatus: Live
Reposted: similar role first listed 2 months ago

Job Summary

Own SOC DFT definition and delivery for AMD’s S3BU, working from feature/architecture through implementation, verification, and final silicon bring-up. You’ll define DFT specifications, implement key DFT features (SCAN, Boundary Scan, MBIST, analog macro test logic), verify DFT structures and patterns, and support timing closure. Collaborate with ATE bring-up and debug, and extend DFX logic for debug, characterization, and yield.
Location: Shanghai, Beijing
Workplace: Onsite
Employment Type: Full time
Job Function: Hardware, Embedded & Systems Engineering
Seniority: Mid level

Key Responsibilities

  • •Participate in SOC full-chip DFT feature and architecture definition.
  • •Generate and review DFT specifications.
  • •Implement SOC DFT functions including SCAN, Boundary Scan, MBIST, and analog macro test logic.
  • •Verify DFT structures and generate DFT timing constraints for timing closure with the PD team.
  • •Generate/verify structural and functional DFT patterns and support ATE bring-up and debug; design other DFX logic.

Pay and Benefits

Salary: CNY 556,850 - 795,500 annually

Key Requirements

  • •Hands-on experience with ASIC DFT design and verification.
  • •Familiarity with the entire ASIC design flow.
  • •Strong problem-solving skills.
  • •Experience with microprocessor design is a plus.
  • •Good English reading, writing, and communication skills.
Experience:8+ years
Education:Bachelor's in EE & CS
Skills:Problem-solvingCommunication
Languages:English
Tech Stack:ASICDFTSOCSCANBoundary ScanMBISTATEDFXDebugCharacterizationYield

Company Brief

AMD
Designs and produces semiconductor products including CPUs, GPUs, and adaptive SoCs for consumer, enterprise, and embedded markets, competing across PCs, data centers, and gaming industries.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1969
Glassdoor
Glassdoor: 3.9
WebsiteLinkedIn