Fellow - Adaptive SoC / FPGA architecture

Senior technical leader responsible for defining and driving next-generation FPGA architecture for AMD’s adaptive devices. Own FPGA configuration, readback, and Partial Reconfiguration, shaping bitstream flows, security, and runtime reconfiguration across heterogeneous SoC environments while collaborating with silicon, RTL, tools, software, and customer teams.