Summer 2027 Long Term ASIC Verification Engineering Intern/ Co-Op

AMD
Ottawa
Workplace: HybridInternshipCAD 67,000 - 67,000 annuallyFunction: Hardware, Embedded & Systems EngineeringSkills: ["Coverage-driven verification","Debugging","Root-cause analysis","Process improvement","Automation"]

Develop ASIC and Adaptive SoC verification environments for next-generation communication networks and data centers. Build SystemVerilog-UVM verification environments and IP components, writing tests, sequences, and testbench components to verify configurable silicon used in wired communication applications. Apply coverage-driven verification with constrained random stimulus, review verification plans and design specs, debug and root-cause IP issues, and improve processes through automation and new tools.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
AMD
AMD
6 days ago

Summer 2027 Long Term ASIC Verification Engineering Intern/ Co-Op

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 2 hours agoStatus: Live

Job Summary

Develop ASIC and Adaptive SoC verification environments for next-generation communication networks and data centers. Build SystemVerilog-UVM verification environments and IP components, writing tests, sequences, and testbench components to verify configurable silicon used in wired communication applications. Apply coverage-driven verification with constrained random stimulus, review verification plans and design specs, debug and root-cause IP issues, and improve processes through automation and new tools.
Location: Ottawa
Workplace: Hybrid
Employment Type: Internship
Job Function: Hardware, Embedded & Systems Engineering
Seniority: Intern level

Key Responsibilities

  • •Develop ASIC and Adaptive SoC intellectual property verification environments for communication networks and data centers.
  • •Contribute to SystemVerilog-UVM based verification environments and IP components.
  • •Write tests, sequences, and testbench components in SystemVerilog and UVM to verify designs.
  • •Apply coverage-driven verification with constrained random stimulus and review verification plans and design specifications.
  • •Investigate and root cause issues during IP development and improve processes via automation and evaluation of new tools.

Pay and Benefits

Salary: CAD 67,000 annually

Key Requirements

  • •3rd/4th year Computer Engineering or Computer Science student status.
  • •Understanding of digital design principles.
  • •Understanding of object-oriented coding practices.
  • •Experience with SystemVerilog and UVM, plus C or C++ programming languages.
  • •Experience with Python or Perl (or other scripting languages) is an asset.
Education:
Skills:Coverage-driven verificationDebuggingRoot-cause analysisProcess improvementAutomation
Tech Stack:SystemVerilogUVMCC++PythonPerlClaude Code

Company Brief

AMD
Designs and produces semiconductor products including CPUs, GPUs, and adaptive SoCs for consumer, enterprise, and embedded markets, competing across PCs, data centers, and gaming industries.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1969
Glassdoor
Glassdoor: 3.9
WebsiteLinkedIn