Lead Formal Verification Engineer

AMD
Austin, Orlando, San Diego
Workplace: HybridFull timeUSD 178,400 - 267,600 annuallyFunction: Administration & Executive AssistanceEducation: bachelorsSkills: ["Technical leadership","Collaboration","Driving technical direction","Problem-solving","Innovation"]

Lead formal verification strategy and drive technical roadmap for graphics and GPU IP. Partner with architecture, design, and verification teams to improve coverage, quality, scalability, and productivity across complex hardware projects. Develop and deploy advanced verification techniques for hard convergence issues, and build reusable infrastructure, automation, and workflows. Evaluate emerging formal verification applications spanning security, safety, low power, and architectural verification.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
AMD
AMD
3 days ago

Lead Formal Verification Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 4 hours agoStatus: Live

Job Summary

Lead formal verification strategy and drive technical roadmap for graphics and GPU IP. Partner with architecture, design, and verification teams to improve coverage, quality, scalability, and productivity across complex hardware projects. Develop and deploy advanced verification techniques for hard convergence issues, and build reusable infrastructure, automation, and workflows. Evaluate emerging formal verification applications spanning security, safety, low power, and architectural verification.
Location: Austin, Orlando, San Diego
Workplace: Hybrid
Employment Type: Full time
Job Function: Administration & Executive Assistance

Key Responsibilities

  • •Define and drive formal verification strategy, methodology, and technical roadmap for graphics IP.
  • •Lead formal verification efforts for complex GPU and processor designs to improve coverage, quality, and scalability.
  • •Develop and deploy advanced verification techniques to address convergence and verification problems.
  • •Drive development of reusable verification infrastructure, automation, and workflows to increase productivity.
  • •Partner with architecture, design, and verification teams to influence design quality and verification planning.

Pay and Benefits

Salary: USD 178,400 - 267,600 annually

Key Requirements

  • •Recognized expertise in formal verification methodologies, algorithms, proof engines, and practical applications across complex digital designs.
  • •Expertise with SystemVerilog Assertions (SVA), property development, and abstract model creation.
  • •Hands-on experience with formal verification tools such as JasperGold, VC Formal, Murphi, theorem provers, or similar EDA solutions.
  • •Experience delivering high-quality verification for large-scale processor architectures (GPU, CPU, AI accelerator, or similar) with strong computer architecture fundamentals.
  • •Undergrad degree required (Master or PhD in Computer Science/Computer Engineering/Electrical Engineering preferred).
Experience:GraphicsGPUProcessor architecturesAI acceleratorHigh-performance computing
Education:Bachelor's in Computer Science, Computer Engineering, or Electrical Engineering
Skills:Technical leadershipCollaborationDriving technical directionProblem-solvingInnovation
Tech Stack:Formal verificationSystemVerilog Assertions (SVA)JasperGoldVC FormalMurphiTheorem proversEDA

Eligibility

Work Authorization:Authorization required. Sponsorship not provided.

Company Brief

AMD
Designs and produces semiconductor products including CPUs, GPUs, and adaptive SoCs for consumer, enterprise, and embedded markets, competing across PCs, data centers, and gaming industries.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1969
Glassdoor
Glassdoor: 3.9
WebsiteLinkedIn