STA Engineer

Design and manufacture next-generation, high-performance, power-efficient ASICs by owning all aspects of timing closure. Partner with design teams to debug constraints, drive timing changes, and build/modify STA flows. Perform timing analysis and deep timing-path investigations, help create timing ECOs for tapeout, and implement timing infrastructure. Document guidelines and specs while communicating issues clearly and following them through to completion.