IP RTL Design Engineer

Design and optimize RTL IP components for Samsung's SSIR Goldstone project in Bangalore, contributing to silicon IP development for SoC platforms. You will implement RTL in Verilog/VHDL, collaborate with design, verification, and physical teams, and assist in linting, synthesis, and timing closure. The role offers exposure to cutting-edge semiconductor IP in a fast-paced hardware design environment.