NVIDIA 2027 Internships: Hardware Physical Design / VLSI

NVIDIA
Santa Clara
Workplace: OnsiteInternshipUSD 20 - 71 hourlyFunction: Design (Product/UX/UI/Visual)Education: bachelorsSkills: ["Strategic","Ambitious","Hard-working","Creative","Passionate"]

Join NVIDIA’s Hardware team for a 12-week, full-time internship focused on measurable-impact projects in VLSI physical design. You’ll work on areas like floorplanning, place and route, static timing analysis, power integrity, physical verification, and timing/power closure. The role may involve EDA workflows and tools from vendors such as Synopsys, Cadence, and Mentor, and—depending on the assignment—programming in languages like Python, C/C++, TCL, and related scripting.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
NVIDIA
NVIDIA
1 day ago

NVIDIA 2027 Internships: Hardware Physical Design / VLSI

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 1 hour agoStatus: Live

Job Summary

Join NVIDIA’s Hardware team for a 12-week, full-time internship focused on measurable-impact projects in VLSI physical design. You’ll work on areas like floorplanning, place and route, static timing analysis, power integrity, physical verification, and timing/power closure. The role may involve EDA workflows and tools from vendors such as Synopsys, Cadence, and Mentor, and—depending on the assignment—programming in languages like Python, C/C++, TCL, and related scripting.
Location: Santa Clara
Workplace: Onsite
Employment Type: Internship
Job Function: Design (Product/UX/UI/Visual)
Seniority: Intern level

Key Responsibilities

  • •Work on a 12-week full-time internship with projects that have measurable impact on the business.
  • •Apply hardware physical design and VLSI skills across areas such as floorplanning, place and route, and static timing analysis.
  • •Support physical verification and timing/power closure activities, including clock and power distribution analysis.
  • •Use relevant EDA tool suites (depending on internship role) from vendors such as Synopsys, Cadence, or Mentor.
  • •Depending on the role, apply programming skills/technologies such as Python, C/C++, TCL, or related scripting to support the work.

Pay and Benefits

Salary: USD 20 - 71 hourly

Key Requirements

  • •Actively enrolled in a university pursuing a B.S., M.S., or Ph.D. in Electrical Engineering, Computer Engineering, or a related field for the full internship duration.
  • •Provide an anticipated graduation date (month and year) on your resume/CV to be considered.
  • •Course or internship experience in areas such as floorplanning, place and route, or static timing analysis.
  • •Course or internship experience in areas such as power integrity/IR-drop analysis, physical verification (DRC/LVS), or clock tree synthesis (CTS).
  • •Familiarity with relevant VLSI/physical design topics and EDA workflows and tools (e.g., Synopsys, Cadence, Mentor).
Education:Bachelor's in Electrical Engineering, Computer Engineering, or a related field
Skills:StrategicAmbitiousHard-workingCreativePassionate
Tech Stack:SynopsysCadenceMentorICC2PrimeTimeDc_shellInnovusSeaHawkPerlCC++TCLLinuxSchemePythonSKILLMakeFirst EncounterVirtusoDesign Compiler

Company Brief

NVIDIA
Designs and manufactures GPUs, AI accelerators, and system-on-chip products for gaming, data centers, professional visualization, and automotive markets, enabling advanced graphics, AI, and high-performance computing solutions worldwide.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1993
Glassdoor
Glassdoor: 4.3
WebsiteLinkedInGlassdoor