ASIC Design and STA Engineer

Join NVIDIA’s Networking Silicon team as an ASIC STA Engineer, owning full chip and chiplet timing convergence from early development to signoff. You’ll contribute to floorplanning, clock planning, and CAD signoff methodologies, integrating digital/analog IP timing with RTL/DFT feedback, to deliver high-throughput, low-latency AI hardware across multiple process nodes.