PRINCIPAL RTL DESIGN

Micron Technology
Boise
Workplace: OnsiteFull timeFunction: Design (Product/UX/UI/Visual)Education: mastersSkills: ["Technical leadership","Interpersonal communication","Cross-functional influence","Methodology improvement","Collaboration"]

Lead the full RTL design lifecycle for high-quality DRAM digital and mixed-signal IP, from architecture and implementation through silicon-ready signoff. Own RTL development from specification to handoff, architect power- and area-efficient designs, and perform front-end quality checks including lint, CDC/RDC, synthesis, UPF, and timing QoR. Collaborate with physical design, verification, and architecture teams to achieve timing closure and aggressive PPA targets in Boise, Idaho.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Micron Technology
Micron Technology
2 days ago

PRINCIPAL RTL DESIGN

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 9 hours agoStatus: Live

Job Summary

Lead the full RTL design lifecycle for high-quality DRAM digital and mixed-signal IP, from architecture and implementation through silicon-ready signoff. Own RTL development from specification to handoff, architect power- and area-efficient designs, and perform front-end quality checks including lint, CDC/RDC, synthesis, UPF, and timing QoR. Collaborate with physical design, verification, and architecture teams to achieve timing closure and aggressive PPA targets in Boise, Idaho.
Location: Boise
Workplace: Onsite
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)
Seniority: Mid level

Key Responsibilities

  • •Own and drive RTL design for DRAM digital and mixed-signal IP from specification through silicon-ready signoff.
  • •Architect and deliver high-performance, power- and area-efficient RTL designs aligned with product requirements.
  • •Perform and sign off front-end quality checks, including lint, CDC/RDC, synthesis, UPF, and timing QoR.
  • •Collaborate with physical design, verification, and architecture teams to achieve timing closure and PPA goals.
  • •Improve design quality and efficiency by refining methodologies, driving automation, and enhancing RTL design flows.

Pay and Benefits

Perks:Health InsurancePaid LeavePaid HolidaysEquity

Key Requirements

  • •Master’s degree in Electrical Engineering with 8+ years of experience, or Bachelor’s degree with 10+ years of pre-silicon RTL design experience.
  • •Proven ownership of complex RTL/IP development from micro-architecture definition through handoff to physical design.
  • •Strong experience with ASIC low-power design methodologies, including UPF-based power intent and power-aware CDC/RDC.
  • •In-depth knowledge of RTL design, logic synthesis, functional verification, and static timing analysis (STA).
  • •Proficiency in Verilog/SystemVerilog and industry-standard simulation and front-end tools.
Experience:ASICDRAMSemiconductor
Education:Master's in Electrical Engineering
Skills:Technical leadershipInterpersonal communicationCross-functional influenceMethodology improvementCollaboration
Tech Stack:RTLVerilogSystemVerilogASICUPFCDCRDCLintLogic synthesisFunctional verificationStatic timing analysis (STA)Timing QoRSimulationFront-end tools

Company Brief

Micron Technology
Designs and manufactures semiconductor memory and storage solutions, including DRAM, NAND, and NOR flash, for computing, networking, mobile, and automotive markets worldwide.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Boise, United States
Founded: 1978
Glassdoor
Glassdoor: 3.7
WebsiteLinkedIn