Summer 2027 Long Term Hardware Design Engineering Intern/Co-Op

AMD
Markham
Workplace: HybridInternshipCAD 67,000 - 67,000 annuallyFunction: Hardware, Embedded & Systems EngineeringEducation: bachelorsSkills: []

Work on AMD’s high-end Machine Intelligence hardware by supporting physical design verification and implementation for ASICs. Contribute to memory interface simulation (e.g., GDDR7, HBM, UCIE), discrete/embedded hardware and chip-to-chip interconnect work, and participate in RTL design in Verilog. Perform synthesis, floorplanning, power/clock distribution, place & route, timing closure, static timing analysis, and DFT-related tasks using advanced verification tools and scripting.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
AMD
AMD
1 week ago

Summer 2027 Long Term Hardware Design Engineering Intern/Co-Op

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 5 hours agoStatus: Live

Job Summary

Work on AMD’s high-end Machine Intelligence hardware by supporting physical design verification and implementation for ASICs. Contribute to memory interface simulation (e.g., GDDR7, HBM, UCIE), discrete/embedded hardware and chip-to-chip interconnect work, and participate in RTL design in Verilog. Perform synthesis, floorplanning, power/clock distribution, place & route, timing closure, static timing analysis, and DFT-related tasks using advanced verification tools and scripting.
Location: Markham
Workplace: Hybrid
Employment Type: Internship
Job Function: Hardware, Embedded & Systems Engineering
Seniority: Intern level

Key Responsibilities

  • •Collaborate with design engineers on physical design verification and physical implementation for ASICs.
  • •Perform memory interface simulation work (e.g., GDDR7, HBM, UCIE).
  • •Contribute to discrete and embedded hardware products and chip-to-chip interconnect activities.
  • •Participate in RTL design in Verilog and support synthesis with timing-driven placement and design for power (DFP).
  • •Support floorplanning, power/clock distribution, place & route, EM/IR analysis, timing closure, static timing analysis, and DFT-related tasks.

Pay and Benefits

Salary: CAD 67,000 annually

Key Requirements

  • •Currently enrolled in a Canada-based university Bachelor's degree program majoring in Electrical engineering or Computer engineering (or related).
  • •Strong semiconductor device physics knowledge.
  • •Experience with digital/logic circuits and VLSI.
  • •Experience with Verilog or VHDL hardware description languages and exposure to UVM methodologies.
  • •Experience or interest in one or more areas such as ASIC design, machine learning, scripting (Python/Perl/TCL/Ruby), or Linux/Unix environment.
Experience:ASIC designMachine learningVLSIHardware verification
Education:Bachelor's in Electrical engineering or Computer engineeringCanada based University
Languages:En-us
Tech Stack:VerilogSystem VerilogUVMVHDLC++C/C++PythonPerlTCLRubyShellUNIX scriptingMATLABRuby on RailsMySQLLinux/UnixGDDR7HBMUCIEASIC

Company Brief

AMD
Designs and produces semiconductor products including CPUs, GPUs, and adaptive SoCs for consumer, enterprise, and embedded markets, competing across PCs, data centers, and gaming industries.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1969
Glassdoor
Glassdoor: 3.9
WebsiteLinkedIn