CPU Core Physical Design Engineer

Intel
United States
Workplace: HybridFull timeUSD 105,650 - 172,860 annuallyFunction: Design (Product/UX/UI/Visual)Experience: 1+ yearsEducation: bachelorsSkills: ["Problem solving","Tolerance of ambiguity"]

Design and implement custom CPU physical design flows for next-generation processors, taking RTL to GDS and producing a manufacturing-ready design database. Own synthesis, place-and-route, clock tree synthesis, floorplanning, and static timing, reliability, and power/clock distribution analyses. Perform verification and signoff (equivalence, power integrity, ERC/LVS-style checks) while collaborating across logic, circuit, architecture, and design automation teams. Partner with EDA vendors and optimize CPU parameters for power, frequency, and area.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Intel
Intel
1 day ago

CPU Core Physical Design Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 8 hours agoStatus: Live
Reposted: similar role first listed 7 months ago

Job Summary

Design and implement custom CPU physical design flows for next-generation processors, taking RTL to GDS and producing a manufacturing-ready design database. Own synthesis, place-and-route, clock tree synthesis, floorplanning, and static timing, reliability, and power/clock distribution analyses. Perform verification and signoff (equivalence, power integrity, ERC/LVS-style checks) while collaborating across logic, circuit, architecture, and design automation teams. Partner with EDA vendors and optimize CPU parameters for power, frequency, and area.
Location: United States
Workplace: Hybrid
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)
Seniority: Mid level

Key Responsibilities

  • •Implement physical design flows for custom CPU designs from RTL through GDS.
  • •Conduct synthesis, place and route, clock tree synthesis, and floorplanning.
  • •Perform static timing analysis, reliability verification, and power distribution optimization.
  • •Execute verification and signoff, including formal equivalence, electrical rule checking, and layout validation.
  • •Collaborate with cross-functional teams and EDA vendors to optimize CPU microarchitectures and enhance tool capabilities; develop and refine methodologies and automation flows.

Pay and Benefits

Salary: USD 105,650 - 172,860 annually
Perks:Health InsuranceRetirementPaid LeaveEquity

Key Requirements

  • •Bachelor's degree in computer engineering, computer science, electrical/electronic engineering, or a STEM related degree with 1+ years of experience, or a master's degree in a related field.
  • •3+ months of experience in VLSI circuit design and synthesis.
  • •3+ months of experience in static timing analysis.
  • •3+ months of experience in low power design.
  • •Experience with x86 CPU architecture and Tcl/Perl/Python programming is preferred.
Experience:1+ years
Education:Bachelor's
Skills:Problem solvingTolerance of ambiguity
Tech Stack:RTLGDSSynthesisPlace and routeClock tree synthesisFloor planningStatic timing analysisPower distributionReliability verificationPower integrityFormal equivalence verificationElectrical rule checkingLayout verificationEDA vendorsTclPerlPythonX86 CPU architectureLow power designMultiple power domain analysis

Company Brief

Intel
Designs and manufactures semiconductor chips, processors, and related hardware for PCs, data centers, networking, and embedded applications, while providing software and services to accelerate computing across industries globally.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1968
Glassdoor
Glassdoor: 3.8
WebsiteLinkedInGlassdoor