Physical Design Engineer

Physical Design Engineer responsible for RTL-to-GDSII implementation across advanced nodes, driving floorplanning, timing convergence, and collaboration with RTL/DFT and EDA teams to deliver high-performance networking silicon. You will optimize place-and-route, clock/power distribution, and develop automation for STA and timing ECOs in a fast-paced semiconductor environment.