DFT Engineer

AMD
Hyderabad
Workplace: OnsiteFull timeINR 3,338,160 - 4,768,800 annuallyFunction: Hardware, Embedded & Systems EngineeringSkills: ["Communication","Teamwork","Analytical thinking","Problem-solving","Debugging"]

Work on AMD’s Design-for-Test (DFT) efforts by implementing and verifying DFT features such as SCAN, MBIST, LBIST, and JTAG. Support Spyglass-DFTDRC debug and coverage correlation, build scan insertion and ATPG patterns, and validate patterns with gate-level simulation. Analyze test coverage and test cost reduction, provide post-silicon support for bring-up, and collaborate with engineers across sites and time zones.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
AMD
AMD
22 hours ago

DFT Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 20 hours agoStatus: Live
Reposted: similar role first listed 3 months ago

Job Summary

Work on AMD’s Design-for-Test (DFT) efforts by implementing and verifying DFT features such as SCAN, MBIST, LBIST, and JTAG. Support Spyglass-DFTDRC debug and coverage correlation, build scan insertion and ATPG patterns, and validate patterns with gate-level simulation. Analyze test coverage and test cost reduction, provide post-silicon support for bring-up, and collaborate with engineers across sites and time zones.
Location: Hyderabad
Workplace: Onsite
Employment Type: Full time
Job Function: Hardware, Embedded & Systems Engineering
Seniority: Mid level

Key Responsibilities

  • •Implement and verify DFT features including SCAN, MBIST, LBIST, and JTAG.
  • •Support Spyglass-DFTDRC debug and coverage correlation.
  • •Develop scan insertion and ATPG pattern generation.
  • •Verify ATPG patterns with gate-level simulation and analyze test coverage and test cost reduction.
  • •Provide post-silicon support to ensure bring-up success and enhance yield learning.

Pay and Benefits

Salary: INR 3,338,160 - 4,768,800 annually

Key Requirements

  • •Bachelors degree with 7+ years or Masters degree with 5+ years in Electronics engineering or Electrical Engineering.
  • •Experience implementing scan stitching and related scan-stitching concepts.
  • •Exposure to MBIST/BISR implementation and the Tessent flow for mbist insertion.
  • •Excellent hands-on ATPG skills, including understanding the required files to run ATPG.
  • •Knowledge of Spyglass-DFT and strong debug skills; scripting skills are critical (e.g., TCL/AWK/SED).
Experience:SemiconductorsEDAPost-silicon
Education:
Skills:CommunicationTeamworkAnalytical thinkingProblem-solvingDebugging
Tech Stack:DFTSCANMBISTLBISTJTAGSpyglass-DFTDRCScan insertionATPGGate-level simulationScan-stitchingTessentMBISRTessent ATPG (mentor)Spyglass-DFTTCLAWKSED

Company Brief

AMD
Designs and produces semiconductor products including CPUs, GPUs, and adaptive SoCs for consumer, enterprise, and embedded markets, competing across PCs, data centers, and gaming industries.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1969
Glassdoor
Glassdoor: 3.9
WebsiteLinkedIn