Firmware Engineer II

Cadence Design Systems
Austin
Workplace: OnsiteFull timeFunction: Hardware, Embedded & Systems EngineeringEducation: bachelorsSkills: ["Embedded software","Debugging","Communication","Collaboration"]

Join Cadence’s DDR PHY IP Front End Design team to develop firmware for DDR5 PHYs on microcontrollers. You’ll write bare-metal C, create low-level APIs, and collaborate with hardware and memory-subsystem teams to derive training algorithms, perform firmware-hardware co-verification, and debug on RTL simulations and silicon bring-up boards.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Cadence Design Systems
Cadence Design Systems
3 months ago

Firmware Engineer II

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 1 hour agoStatus: Live

Job Summary

Join Cadence’s DDR PHY IP Front End Design team to develop firmware for DDR5 PHYs on microcontrollers. You’ll write bare-metal C, create low-level APIs, and collaborate with hardware and memory-subsystem teams to derive training algorithms, perform firmware-hardware co-verification, and debug on RTL simulations and silicon bring-up boards.
Location: Austin
Workplace: Onsite
Employment Type: Full time
Job Function: Hardware, Embedded & Systems Engineering

Key Responsibilities

  • •Develop firmware for DDR5 PHY using microcontrollers and bare-metal programming, and create low-level APIs for embedded systems.
  • •Collaborate with hardware designers and memory subsystem architects to derive training algorithms and implement them.
  • •Work with the verification team to define firmware-hardware co-verification plans and ensure proper integration.
  • •Debug firmware within RTL-based hardware simulations (C/Verilog) and on silicon bring-up boards.
  • •Contribute to testing and debugging processes across hardware and firmware to ensure robust functionality.

Key Requirements

  • •Strong knowledge of DDR5 JEDEC specifications and DIMM configurations
  • •Experience developing bare-metal firmware for high-speed SerDes or memory interface PHYs
  • •Proficient in C for embedded software development and familiarity with relevant IDEs
  • •Ability to debug RTL simulations involving firmware and microcontroller subsystems
  • •Proficiency with Shell, Perl, Python, TCL scripting and exposure to verification and waveform tools
Experience:SemiconductorsEmbedded systems
Education:Bachelor's
Skills:Embedded softwareDebuggingCommunicationCollaboration
Tech Stack:CVerilogShellPerlPythonTCLEDA toolsSilicon brings-upBare-metal

Company Brief

Cadence Design Systems
Provides electronic design automation (EDA) software, IP, and services for semiconductor and systems companies to design, verify, and implement integrated circuits, systems-on-chip, and electronic systems across industries including communications, automotive, and consumer electronics.
Industry: Developer Tools
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: San Jose, United States
Founded: 1988
Glassdoor
Glassdoor: 3.9
WebsiteLinkedInGlassdoor