Lead C++ Software Engineer

Cadence Design Systems
Burlington
Workplace: OnsiteFull timeUSD 101,500 - 188,500 annuallyFunction: Software EngineeringExperience: 2+ yearsEducation: mastersSkills: ["Creativity","Problem-solving","Software development","Debugging"]

Join a team building the Cadence Palladium Platform, an emulator compiler used to verify cutting-edge electronics design innovations. As a Lead C++ Software Engineer, you’ll develop large-scale compile solutions, applying multi-threading and distributed computing to tackle problems like logic optimization, partitioning, and routing. You’ll use strong data structures/algorithms and C/C++ expertise, work in Linux/Unix, and help advance emulator/compiler performance and reliability.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Cadence Design Systems
Cadence Design Systems
1 day ago

Lead C++ Software Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 4 hours agoStatus: Live

Job Summary

Join a team building the Cadence Palladium Platform, an emulator compiler used to verify cutting-edge electronics design innovations. As a Lead C++ Software Engineer, you’ll develop large-scale compile solutions, applying multi-threading and distributed computing to tackle problems like logic optimization, partitioning, and routing. You’ll use strong data structures/algorithms and C/C++ expertise, work in Linux/Unix, and help advance emulator/compiler performance and reliability.
Location: Burlington
Workplace: Onsite
Employment Type: Full time
Job Function: Software Engineering
Seniority: Sr. Manager level

Key Responsibilities

  • •Develop emulator/compiler components to support large-scale compile problem solving.
  • •Apply multi-threading and distributed computing techniques to improve compile performance.
  • •Work on logic optimization, partitioning, and routing solutions.
  • •Utilize strong data structures and algorithms to design and implement software features.
  • •Collaborate across software and hardware design ecosystems, including exposure to electronics design platforms and version control systems.

Pay and Benefits

Salary: USD 101,500 - 188,500 annually
Equity and Bonus:Equity
Perks:Paid Leave401kEquityHealth InsuranceDentalVision

Key Requirements

  • •MS with 2 years of experience or a Ph.D. in engineering, computer science, or a related field.
  • •Strong understanding of data structures, algorithms, and databases.
  • •Demonstrated proficiency in C++, gdb debugging, and general software development skills.
  • •Familiarity with Linux/Unix development.
  • •Coursework in Hardware Description Language such as Verilog, SystemVerilog, or VHDL.
Experience:2+ years
Education:Master's
Skills:CreativityProblem-solvingSoftware developmentDebugging
Tech Stack:C++CGdbLinuxUnixVerilogSystemVerilogVHDLMulti-threadingDistributed computingDatabasesVersion controlCompilerEmulation

Company Brief

Cadence Design Systems
Provides electronic design automation (EDA) software, IP, and services for semiconductor and systems companies to design, verify, and implement integrated circuits, systems-on-chip, and electronic systems across industries including communications, automotive, and consumer electronics.
Industry: Developer Tools
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: San Jose, United States
Founded: 1988
Glassdoor
Glassdoor: 3.9
WebsiteLinkedInGlassdoor