RTX

3 weeks ago

Senior FPGA Design Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI

Last checked: 6 hours agoStatus: Live

Job Summary

Lead the full lifecycle of FPGA/ASIC designs in a DoD-focused MPD team, delivering reliable FPGA solutions for sensors and effectors. Collaborate with multidisciplinary teams to translate requirements into robust architectures, execute design and verification, and mentor junior engineers in a high-security, onsite Fort Wayne environment.

Location: United States

Workplace: Onsite

Employment Type: Full time

Job Function: Design (Product/UX/UI/Visual)

Seniority: Manager level

Key Responsibilities

•Provide full lifecycle support of production quality FPGA designs for major vendors and device families using tools such as Vivado, Quartus Prime Pro or Libero.
•Generate FPGA designs for gigabit serial interfaces, RF DSP, controls, data links, embedded processing and processor interfaces.
•Translate system-level requirements into FPGA requirements and architect FPGA-based systems.
•Lead FPGA designs and code in VHDL for reliability and maintainability and verify designs with directed/constrained random tests.
•Define schedules, manage execution to budgets, create documentation, lead small teams, and mentor junior engineers.

Pay and Benefits

Salary: USD 86,800 - 165,200 annually

Perks:Health InsuranceDentalVisionLife InsuranceLong-term Disability401kParential LeavePaid LeaveHolidaysFlexible WorkEmployee Assistance

Key Requirements

•Typically requires a STEM degree and a minimum of 5 years of relevant experience.
•Experience with FPGA/ASIC design (VHDL and/or Verilog) or FPGA/ASIC verification (SystemVerilog).
•Experience with AMD (Xilinx), Altera and/or Microchip (Microsemi) devices and with tools such as Vivado, Quartus Prime Pro or Libero.
•Hands-on experience with integration and debugging FPGA/ASIC in a lab environment.
•Experience with timing closure, clock domain crossing and reset domain crossing analysis, and constraint development.

Experience:5+ yearsDefenseAerospaceDoDFPGAASICVerificationVHDLVerilogSystemVerilog

Education:Bachelor's

Skills:FPGAVHDLVerilogSystemVerilogAMD VivadoAltera Quartus Prime ProLiberoTiming closureClock domain crossingReset domain crossingDesign reviewsCode release

Tech Stack:VHDLVerilogSystemVerilogAMD VivadoAltera Quartus Prime ProLiberoFPGAASICLab debuggingClock domain crossingConstraint development

Eligibility

Work Authorization:Authorization required. Sponsorship not provided.

Security Clearance:Secret

Company Brief

RTX

Designs, manufactures, and services aerospace and defense systems, including aircraft engines, avionics, aerostructures, missiles, and cybersecurity solutions for commercial, military, and government customers worldwide.

Industry: Aerospace Manufacturing

Company Size: Enterprise (1,001+ employees)

Revenue: USD 1B+

Growth: Public Company

Valuation: Public Company (Market Cap in USD)

Funding: IPO / Publicly Listed

Headquarters: Arlington, United States

Founded: 2020

Website

Loading job details...

Preparing the role view and application actions.

RTX