SMTS Silicon Design Engineer

AMD
Taipei
Workplace: HybridFull timeTWD 2,190,300 - 3,129,000 annuallyFunction: Design (Product/UX/UI/Visual)Experience: 9+ yearsSkills: ["Detail-oriented","Communication","Problem-solving","Independent work","Planning","Mentoring"]

Join the AMD I/O IP team to design host controller IP for next-generation high-speed I/O technologies (up to 40 Gb/s). You’ll develop RTL (Verilog HDL) for reusable IP blocks, ensure functional correctness, and make technical decisions to improve designs. The role also involves solving complex problems, planning for project milestones, and mentoring junior engineers while working with USB and PCIe-related architectures.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
AMD
AMD
2 days ago

SMTS Silicon Design Engineer

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 2 hours agoStatus: Live

Job Summary

Join the AMD I/O IP team to design host controller IP for next-generation high-speed I/O technologies (up to 40 Gb/s). You’ll develop RTL (Verilog HDL) for reusable IP blocks, ensure functional correctness, and make technical decisions to improve designs. The role also involves solving complex problems, planning for project milestones, and mentoring junior engineers while working with USB and PCIe-related architectures.
Location: Taipei
Workplace: Hybrid
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)
Seniority: Mid level

Key Responsibilities

  • •Design and develop host controller IP based on next-generation I/O architecture requirements.
  • •Develop RTL code for IP blocks using Verilog HDL.
  • •Ensure the design is functionally correct and reusable across different product lines.
  • •Solve complex technical problems and provide effective solutions, including making technical decisions and contributing to design improvements.
  • •Coach and mentor junior engineers.

Pay and Benefits

Salary: TWD 2,190,300 - 3,129,000 annually

Key Requirements

  • •9+ years of experience with a Master’s degree, or 11+ years with a Bachelor’s degree.
  • •Bachelor’s or Master’s degree in Electrical Engineering, Computer Science, or a related field.
  • •Strong experience in Verilog RTL design for large digital IPs.
  • •Good knowledge of USB 3, USB4, or Thunderbolt.
  • •Ability to independently solve complex, new, and challenging technical problems and meet project milestones.
Experience:9+ yearsHigh-speed I/OIP designDigital designUSBPCIe
Education:
Skills:Detail-orientedCommunicationProblem-solvingIndependent workPlanningMentoring
Languages:English
Tech Stack:Verilog HDLRTLUSB 3USB4ThunderboltPCIeAMBAAI-assisted design

Company Brief

AMD
Designs and produces semiconductor products including CPUs, GPUs, and adaptive SoCs for consumer, enterprise, and embedded markets, competing across PCs, data centers, and gaming industries.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Santa Clara, United States
Founded: 1969
Glassdoor
Glassdoor: 3.9
WebsiteLinkedIn