FEOL RET Process Development Engineer

Texas Instruments
Dallas
Workplace: OnsiteFull timeFunction: Communications, PR & CommunityEducation: mastersSkills: ["Analytical thinking","Problem-solving","Communication","Cross-functional collaboration"]

Translate customer design intent into manufacturable semiconductor layouts by leading design retargeting and RET/OPC flows within the Resolution Enhancement Team (RET) for advanced nodes. Partner with OPC, lithography, and process-integration teams to improve printability, yield, and manufacturability through layout geometry analysis, EDA/tool automation, and data-driven rule refinement. Support tape-out pipeline integration and enable customer design constraints using CD metrology, SEM review, and simulations.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Texas Instruments
Texas Instruments
6 days ago

FEOL RET Process Development Engineer

âś“ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 5 hours agoStatus: Live

Job Summary

Translate customer design intent into manufacturable semiconductor layouts by leading design retargeting and RET/OPC flows within the Resolution Enhancement Team (RET) for advanced nodes. Partner with OPC, lithography, and process-integration teams to improve printability, yield, and manufacturability through layout geometry analysis, EDA/tool automation, and data-driven rule refinement. Support tape-out pipeline integration and enable customer design constraints using CD metrology, SEM review, and simulations.
Location: Dallas
Workplace: Onsite
Employment Type: Full time
Job Function: Communications, PR & Community
Seniority: Mid level

Key Responsibilities

  • •Develop and implement design retargeting strategies to bridge design intent and process capabilities.
  • •Collaborate with OPC, lithography, and process integration teams to improve accurate pattern transfer and high-yield manufacturing.
  • •Analyze and modify layout geometries to improve printability and process-window robustness.
  • •Automate retargeting flows using EDA tools and integrate them into the tape-out pipeline.
  • •Analyze measurement and simulation data (CD metrology, SEM review) to refine retargeting rules and contribute to design rules and patterning strategies for advanced nodes (e.g., 28nm/22nm).

Key Requirements

  • •Master's degree in Electrical Engineering, Physics, Materials Science, or related field.
  • •5+ years of experience in design retargeting, OPC, or physical design in semiconductor or EDA environments.
  • •Strong understanding of optical lithography principles, RET (OPC, SRA, assist features), and mask technology.
  • •Hands-on experience with industry-standard OPC/lithography tools (e.g., Synopsis Sentaurus Lithography, Mentor Calibre, ASML Brion).
  • •Proficiency with scripting and familiarity with layout editing/verification tools (e.g., Calibre, Virtuoso, ICC2) for advanced-node (28nm and below) challenges.
Experience:SemiconductorEDAOptical lithographyOPCDesign retargeting
Education:Master's
Skills:Analytical thinkingProblem-solvingCommunicationCross-functional collaboration
Tech Stack:OPCRETSRAAssist featuresOptical lithographyMask technologySynopsis Sentaurus LithographyMentor CalibreASML BrionCalibreVirtuosoICC2CD metrologySEMSimulationDRCLVSDTCO

Company Brief

Texas Instruments
Designs and manufactures semiconductors and analog chips used in industrial, automotive, personal electronics, communications, and enterprise systems. It is one of the world’s largest semiconductor companies, with a broad portfolio of embedded processing and power products.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Dallas, United States
Founded: 1930
WebsiteLinkedIn