IC Design Engineer (DFT)

Broadcom
Shanghai
Workplace: OnsiteFull timeFunction: Design (Product/UX/UI/Visual)Experience: 5+ yearsEducation: mastersSkills: []

Develop and implement ASIC designs for state-of-the-art CMOS technologies, owning DFT work across RTL analysis, synthesis, design optimization, timing verification, simulation, test insertion, physical design, and vector generation. Define chip-level DFT architecture, implement scan/boundary scan, MBIST, logic BIST, and SSN, verify patterns via simulation, and support ATE bring-up and debug of DFT patterns for the latest 5nm/3nm designs.

Loading

Loading job details...

Preparing the role view and application actions.

FursaFursa
Broadcom
Broadcom
2 days ago

IC Design Engineer (DFT)

✓ Verified Job

Canonical indexed version, validated from employer's careers page.

Source: Company careers pageValidated by: Fursa AI
Last checked: 9 hours agoStatus: Live
Reposted: similar role first listed 7 months ago

Job Summary

Develop and implement ASIC designs for state-of-the-art CMOS technologies, owning DFT work across RTL analysis, synthesis, design optimization, timing verification, simulation, test insertion, physical design, and vector generation. Define chip-level DFT architecture, implement scan/boundary scan, MBIST, logic BIST, and SSN, verify patterns via simulation, and support ATE bring-up and debug of DFT patterns for the latest 5nm/3nm designs.
Location: Shanghai
Workplace: Onsite
Employment Type: Full time
Job Function: Design (Product/UX/UI/Visual)
Seniority: Mid level

Key Responsibilities

  • •Participate in chip-level DFT architecture definition.
  • •Implement DFT schemes including scan, boundary scan, MBIST, Logic BIST, and SSN.
  • •Verify DFT logic and test patterns with simulation.
  • •Perform test-mode static timing analysis.
  • •Support ATE bring-up and debug DFT patterns on ATE.

Key Requirements

  • •Bachelor’s or Master’s degree with 5+ years of related experience.
  • •Good understanding of general DFT methodology including BIST, SCAN, JTAG, and ATPG.
  • •Familiarity with basic Mentor/Synopsys DFT flow and tools.
  • •Experience developing constraints for synthesis and STA.
  • •Multi-mode, multi-corner STA experience, including understanding sign-off checks.
Experience:5+ yearsASICSemiconductorDFT
Education:Master's in Microelectronics or related discipline
Tech Stack:DFTASICCMOSRTLSynthesisDesign optimizationTiming verificationSimulationTest insertionPhysical designVector generationStatic timing analysisMulti-mode STAMulti-corner STAMentorSynopsysBISTSCANJTAGATPG

Company Brief

Broadcom
Designs, develops, and supplies a broad range of semiconductor and infrastructure software solutions for the data center, networking, broadband, wireless, storage, and industrial markets worldwide.
Industry: Electronics Manufacturing
Company Size: Enterprise (1,001+ employees)
Revenue: USD 1B+
Growth: Public Company
Valuation: Public Company (Market Cap in USD)
Funding: IPO / Publicly Listed
Headquarters: Irvine, United States
Founded: 1991
WebsiteLinkedIn