Performance Modeling and Optimization Engineering Director

Lead a global silicon design organization (~30+ engineers, potential to grow to 50+) and own end-to-end silicon performance and design execution. Provide technical and organizational leadership for system-level performance attainment, HW/SW optimizations, silicon debug, and sustained performance across complex SoCs and accelerators, driving cross-functional alignment to meet performance, power, and efficiency targets for current and future products.